SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.

Slides:



Advertisements
Similar presentations
B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.
Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Basic Input Output System
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
DMX512 Programmable Theater Lighting Controller Jeff Sand and Kris Kopel Advisor: Dr. Don Schertz May 8, 2001.
High Speed Digital Systems Lab Spring/Winter 2010 Part A final presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
Group Members: Kevin Wang Henry Shih Yu Xing
R. Ball September 27 th  Criteria Re-use existing readout systems where possible High density Build inexpensive adapters to existing systems Save.
HDMI Madhav Achar, Patrick D’Agostino, and Arthur Rajala EECS 373 March 2014 University of Michigan 1.
Embedded Systems Design
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
©2007 Belden All About HDMI Steve Lampen Multimedia Technology Manager Belden.
SRS-DTC Links WG5 RD51 Miniweek Alfonso Tarazona Martínez, CERN PH-AID-DT.
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Chapter 2 Digital Electronic Signals and Switches Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
1 20/02/12 SRS News SRU Revision, New Hybrids, DTC, Firmware, … Sorin Martoiu, CERN PH/DT SRS News, Sorin Martoiu, CERN 2012, 9th RD51 Collaboratin Meeting.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Understanding Data Acquisition System for N- XYTER.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
HDMI High-Definition Multimedia Interface Mythri P K September 2010.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
A CTIVITY II: ALICE ITS R EADOUT E LECTRONICS S ERIAL L INK C HARACTERIZATION Hira Ilyas Madiha Tajwar Jibran Ahmed Raise Ikram (carrier board) Dr. Attiq.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Status and Improvements of TDCB project TDAQ working group meeting Andrea Burato (INFN Pisa) On behalf of TDCB working group.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
The Evolution of HDMI Versions
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
What is a Bus? A Bus is a communication system that transfers data between components inside a computer or between computers. Collection of wires Data.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Design of OCDMA Demonstrator Yun Ping Yang, Alireza Hodjat, Herwin Chan, Eric Chen, Josh Conway.
DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.
BUILDING BLOCKS designed at IPHC in TOWER JAZZ CMOS Image Sensor 0.18 µm process Isabelle Valin on behalf of IPHC-PICSEL group.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Input / Output.
Test Boards Design for LTDB
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Data transmission characterization with underwater copper link
System On Chip.
Calorimeter Upgrade Meeting
Presentation transcript:

SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc

Outline Mihai Cuciuc 2  Introduction  Assembly  Tests

Introduction Mihai Cuciuc 3  Digital adapter card would allow easy connection to the VFAT2 and Beetle chips  It plugs into the Front-End Card  Can be used as generic digital acquisition card, with up to 40Gbps total bw (32 ports x 1.25 Gbps)  Can be used as a FPGA-based TDC (up to 32 ports) Standard SRS electronics Detector-specific hardware

Assembly Mihai Cuciuc 4  Digital card was ready but unassembled  Now partly assembled (such that a couple of links can be tested)  Designed to be used with 40MHz chips  Used LVDS interface chips having data rates of the order of ~1Gbps  Can be used for much higher data rates  Wrote some simple test firmware to check the data links

Assembly Mihai Cuciuc 5 Package dimensions made for some tricky soldering

Testing Mihai Cuciuc 6  Stand-alone firmware for testing  Used ChipScope as an interface to the system ChipScope UI Block Diagram of the test system  Looped the output of a PRBS generator through the cable to check the signal integrity  Used SERDESes to allow for high (DDR) transfer rates

Testing Mihai Cuciuc 7  Using pseudorandom bit streams we've checked data integrity across the link. Plots below show the signal across one of the HDMI differential pairs. While the signal does get degraded at higher frequencies, it still can be heard. Data transfer at 200MHzData transfer at 630MHz Pre-Emphasis = ON Equalization = ON jitter ~60ps Pre-Emphasis = OFF Equalization = OFF jitter ~100ps Pre-Emphasis = ON Equalization = ON jitter ~200ps Pre-Emphasis = OFF Equalization = OFF jitter ~250ps

Mihai Cuciuc 8  The 4 main links in the HDMI cable hold up nicely up to at least 700MHz (1.4Gbps DDR) providing a nearly error-free transmissions  Using the additional channel (pins 14, 19, which in HDMI 1.4+ is used for the HDMI Ethernet Channel) in the cable transmission is possible up to ~350MHz (0.7Gbps DDR) due to the poor implementation of the pair in the HDMI 1.3 cable we're using. Testing Pin 14 Reserved (HDMI 1.0–1.3c), HEC Data − (Optional, HDMI 1.4+ with Ethernet) Pin 15SCL (I²C Serial Clock for DDC)I²CDDC Pin 16SDA (I²C Serial Data Line for DDC) Pin 17DDC/CEC/HEC GroundCEC Pin 18+5 V (max 50 mA) Pin 19Hot Plug detect (all versions) and HEC Data+ (optional, HDMI 1.4+ with Ethernet) MHz

Summary Mihai Cuciuc 9  A Front-End Adapter Card with digital interfaces has been partially populated such that functionality can be tested  Wrote testing firmware for this card  Made preliminary checks on possible transmission rates using a 5m HDMI cable  1.4 Gbps per (proper) link  700Mbps on the additional channel, need to retest this with an HDMI 1.4 cable To do  Integrate the tests (in a more configurable manner) into the SRS firmware architecture  Continue measurements for different link pairs / transfer rates / cable lengths