Grad Student Visit DayUniversity of Wisconsin-Madison Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung.

Slides:



Advertisements
Similar presentations
CSE431 Chapter 7A.1Irwin, PSU, 2008 CSE 431 Computer Architecture Fall 2008 Chapter 7A: Intro to Multiprocessor Systems Mary Jane Irwin (
Advertisements

Multiprocessors— Large vs. Small Scale Multiprocessors— Large vs. Small Scale.
A KTEC Center of Excellence 1 Cooperative Caching for Chip Multiprocessors Jichuan Chang and Gurindar S. Sohi University of Wisconsin-Madison.
Lecture 6: Multicore Systems
Structure of Computer Systems
Multi-core systems System Architecture COMP25212 Daniel Goodman Advanced Processor Technologies Group.
Microprocessor Microarchitecture Multithreading Lynn Choi School of Electrical Engineering.
Is SC + ILP = RC? Presented by Vamshi Kadaru Chris Gniady, Babak Falsafi, and T. N. VijayKumar - Purdue University Spring 2005: CS 7968 Parallel Computer.
© 2004 Mark D. HillWisconsin Multifacet Project Future Computer Advances are Between a Rock (Slow Memory) and a Hard Place (Multithreading) Mark D. Hill.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas.
RISC vs CISC CS 3339 Lecture 3.2 Apan Qasem Texas State University Spring 2015 Some slides adopted from Milo Martin at UPenn.
Single-Chip Multiprocessors: the Rebirth of Parallel Architecture Guri Sohi University of Wisconsin.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.
Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.
Joram Benham April 2,  Introduction  Motivation  Multicore Processors  Overview, CELL  Advantages of CMPs  Throughput, Latency  Challenges.
Chapter 18 Multicore Computers
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas Fall 2010.
Computer System Architectures Computer System Software
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
8 – Simultaneous Multithreading. 2 Review from Last Time Limits to ILP (power efficiency, compilers, dependencies …) seem to limit to 3 to 6 issue for.
Computer Architecture Challenges Shriniwas Gadage.
1 Thread level parallelism: It’s time now ! André Seznec IRISA/INRIA CAPS team.
Computer Architecture and System Research For Future Computing Jaehyuk Huh.
Last Time Performance Analysis It’s all relative
Parallel and Distributed Systems Instructor: Xin Yuan Department of Computer Science Florida State University.
Multi-core architectures. Single-core computer Single-core CPU chip.
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  Why computer organization is important  Logistics  Modern trends.
Multi-Core Architectures
1 Thread level parallelism: It’s time now ! André Seznec IRISA/INRIA CAPS team.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
1 CS/EE 6810: Computer Architecture Class format:  Most lectures on YouTube *BEFORE* class  Use class time for discussions, clarifications, problem-solving,
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
Chapter 1 Performance & Technology Trends Read Sections 1.5, 1.6, and 1.8.
1 Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung Kim.
Shashwat Shriparv InfinitySoft.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Processor Level Parallelism. Improving the Pipeline Pipelined processor – Ideal speedup = num stages – Branches / conflicts mean limited returns after.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
3/12/2013Computer Engg, IIT(BHU)1 PARALLEL COMPUTERS- 2.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
Chapter 1 — Computer Abstractions and Technology — 1 Uniprocessor Performance Constrained by power, instruction-level parallelism, memory latency.
Multicore: Panic or Panacea? Mikko H. Lipasti Associate Professor Electrical and Computer Engineering University of Wisconsin – Madison
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
Advanced Pipelining 7.1 – 7.5. Peer Instruction Lecture Materials for Computer Architecture by Dr. Leo Porter is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike.
Processor Performance & Parallelism Yashwant Malaiya Colorado State University With some PH stuff.
1 A simple parallel algorithm Adding n numbers in parallel.
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
Hardware Architecture
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
COSC6385 Advanced Computer Architecture
Lynn Choi School of Electrical Engineering
Chapter1 Fundamental of Computer Design
Multi-core processors
HISTORY OF MICROPROCESSORS
Multi-core processors
Architecture & Organization 1
Architecture & Organization 1
Computer Architecture Lecture 4 17th May, 2006
ECE/CS 757: Advanced Computer Architecture II
CS/EE 6810: Computer Architecture
James Goodman (emeritus) Mark Hill Nam Kim Mikko Lipasti
Single-Chip Multiprocessors: the Rebirth of Parallel Architecture
Adaptive Single-Chip Multiprocessing
Computer Evolution and Performance
CSC3050 – Computer Architecture
Intel CPU for Desktop PC: Past, Present, Future
Presentation transcript:

Grad Student Visit DayUniversity of Wisconsin-Madison Wisconsin Computer Architecture Guri SohiMark HillMikko LipastiDavid WoodKaru Sankaralingam Nam Sung Kim

Grad Student Visit DayUniversity of Wisconsin-Madison Technology & Moore’s Law Transistor 1947 Integrated Circuit 1958 Moore’s Law 1964: # Transistors per IC doubles every two years (or 18 months) Transistor today 35nm

Grad Student Visit DayUniversity of Wisconsin-Madison Architects & Another Moore’s Law Microprocessor 1971 Popular Moore’s Law: Microprocessor performance doubles every two years Intel Nehalem 2010

Grad Student Visit DayUniversity of Wisconsin-Madison Houston, We Have Problems! Memory Wall –1980 Memory Latency ~ 1 instruction –2008 Memory Latency ~ 1000 instructions Other Problems –Power & cooling –Reliability –Complexity & test

Grad Student Visit DayUniversity of Wisconsin-Madison Chip Multiprocessor (a.k.a Multi-Core) Replicate –processor “core” & –Caches Uses more transistors Tolerates “memory wall” Simpler lower-power cores Reduces complexity

Grad Student Visit DayUniversity of Wisconsin-Madison Houston, We Still Have a Problem Recall Popular Moore’s Law: –Microprocessor performance doubles every two years Future CMP Performance Doublings Require –Effective multithread programming! –Better communication –Faster synchronization –More cores an Opportunity

Grad Student Visit DayUniversity of Wisconsin-Madison Why Computer Architecture at Wisconsin? 1 of 2 Strong History –processors: branch prediction, decoupled architectures, precise interrupts, out-of-order processors, pipeline clocking, speculative execution, speculative multithreading –memory: snooping coherence, 3Cs model, memory consistency, non-blocking caches, token coherence –simulation: simplescalar, pharmsim, & GEMS Strong Present –speculative multithreading, speculative coherence, chip multiprocessors, virtual machines, transactional memory –awards: Eckert-Mauchly, Wilkes, IEEE/ACM Fellows, National academy of engineering members –20 grad students & several well-funded projects

Grad Student Visit DayUniversity of Wisconsin-Madison Why Computer Architecture at Wisconsin? 2 of 2 Former Graduate Students Prospering –Over a dozen in academia: CMU, Duke, Illinois, Maryland, Michigan, NCSU, U Penn, Purdue, Texas, Toronto Nearly all winners of NSF CAREER awards 4 winners of Sloan Research Fellowships –Several in key industrial positions: AMD, Cray, IBM, Intel, Sun, others Includes principal architects of important products (Alpha 21264, Cray T3EX1/) Strong Future –We average 15-20% ISCA papers since 2000 –Our grads average another 15-20% –We want to add you to this slide!

Grad Student Visit DayUniversity of Wisconsin-Madison Selected Projects 1 of 2 Multifacet: Multicore design (Hill & Wood) –Recent: Log-based Transactional Memory –Future: Deterministic Execution & Replay Vertical: Technology-driven architecture (Sankaralingam) –Relax: Reliability aware systems –DySER: Energy efficiency through extreme specialization Multiscalar: Processor Design (Sohi) –Past: Speculative multithreading and variants –Recent/Current: Non-traditional multicore architectures and solving the multicore programming problem.

Grad Student Visit DayUniversity of Wisconsin-Madison Selected Projects 2 of 2 Many-Core Power and Performance(Kim) –Power, performance optimization considering process variability –Reliable, low-power computing Pharm: System and processor design (Lipasti) –Optimized software & hardware for commercial servers –Novel and power-efficient cache coherence and interconnects –High ILP processors with low power and low complexity

Grad Student Visit DayUniversity of Wisconsin-Madison