NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

Gate Sizing for Cell Library Based Designs Shiyan Hu*, Mahesh Ketkar**, Jiang Hu* *Dept of ECE, Texas A&M University **Intel Corporation.
Multilevel Hypergraph Partitioning Daniel Salce Matthew Zobel.
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Is Your Layout Density Verification Exact ? Hua Xiang *, Kai-Yuan Chao ‡, Ruchir Puri * and D.F. Wong + * IBM T.J. Watson Research Center + Univ. of Illinois.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
Performance-Impact Limited Area Fill Synthesis
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
Jan 6-10th, 2007VLSI Design A Reduced Complexity Algorithm for Minimizing N-Detect Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng*, Kingho Tam, Jinjun Xiong.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (
1 Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
Domain decomposition in parallel computing Ashok Srinivasan Florida State University COT 5410 – Spring 2004.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Xin-Wei Shih and Yao-Wen Chang.  Introduction  Problem formulation  Algorithms  Experimental results  Conclusions.
Novel Wire Density Driven Full-Chip Routing for CMP Variation Control Huang-Yu Chen †, Szu-Jui Chou †, Sheng-Lung Wang ‡, and Yao-Wen Chang † † National.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Ho-Lin Chang, Hsiang-Cheng Lai, Tsu-Yun Hsueh, Wei-Kai Cheng, Mely Chen Chi Department of Information and Computer Engineering, CYCU A 3D IC Designs Partitioning.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
ECO Timing Optimization Using Spare Cells Yen-Pin Chen, Jia-Wei Fang, and Yao-Wen Chang ICCAD2007, Pages ICCAD2007, Pages
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
Huang-Yu Chen †, Mei-Fang Chiang †, Yao-Wen Chang † Lumdo Chen ‡, and Brian Han ‡ Novel Full-Chip Gridless Routing Considering Double-Via Insertion † The.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Hsing-Chih Chang Chien Hung-Chih Ou Tung-Chieh Chen Ta-Yu Kuan Yao-Wen Chang Double Patterning Lithography-Aware Analog Placement.
A Simulated-annealing-based Approach for Simultaneous Parameter Optimization and Feature Selection of Back-Propagation Networks (BPN) Shih-Wei Lin, Tsung-Yuan.
Radhamanjari Samanta *, Soumyendu Raha * and Adil I. Erzin # * Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Xuanxing Xiong and Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2011 Vectorless.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
DFT Applications Technology to calculate observables Global properties Spectroscopy DFT Solvers Functional form Functional optimization Estimation of theoretical.
Data Structures and Algorithms in Parallel Computing Lecture 7.
System in Package and Chip-Package-Board Co-Design
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
Outline Motivation and Contributions Related Works ILP Formulation
Global Clustering-Based Performance-Driven Circuit Partitioning Jason Cong University of California Los Angeles Chang Wu Aplus Design.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
Data Driven Resource Allocation for Distributed Learning
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University, Taiwan 2 Synopsys, Inc, Taiwan

NTUEE 2 Dummy Fill ․ Dummy fill is a general method to achieve layout uniformity before CMP (chemical-mechanical polishing) coupling capacitance density gradient ․ Two objectives for dummy fill: (1) minimize induced coupling capacitance of dummies (2) minimize density gradient of metal density Metals Dummies Metals smaller density gradientlarger density gradient

NTUEE 3 Previous Work: CDF Algorithm Slot partition by endpoints of segments A layout slots Coupling-free fill regions identification for each slot Filling max # of dummies into these regions ․ CDF Algorithm presented in [Xiang et al. TCAD’08] Do not consider density gradient! Use too many dummies!

NTUEE 4 Our Algorithm Flow CDF [TCAD’08] Density gradient-driven dummy fill Layout Coupling constraints Fill result ․ After identifying fill regions by the CDF algorithm, transform a slot-based layout into a tile-based one ․ Use density gradient-driven dummy fill slot-based tile-based Slot-to-tile conversion

NTUEE 5 Tile Density Bounds Computation ․ Compute bounds satisfying both coupling and foundry density rules ․ Tile density lower bound B l = max{F l, D s } ․ Tile density upper bound B u = min{F u, D c }  F l,F u : foundry density lower and upper bound rules  D s : segment density  D c : segment density + maximum dummy density in fill regions F l = 2/16 (12.5%), F u = 8/16 (50%) D s = 3/16, D c = 9/16  (B l, B u ) = (3/16, 8/16) segment dummy (B l, B u ) guarantees no coupling and density rule violations in the following stages

NTUEE 6 Multilevel Dummy Density Analysis cf. sliding window avoid the ordering problem reduce the discretization gap obtain a better global view cf. sliding window avoid the ordering problem reduce the discretization gap obtain a better global view Coarsening Uncoarsening G0G0 G1G1 G2G2 G2G2 G1G1 G0G0 Metal Density Low High (1) Gradient minimization by Gaussian smoothing (2) Density bounds update level by level (1) Density extraction (2) Density bounds update level by level

NTUEE 7 Multilevel Dummy Density Analysis G0G Gradient minimization Average Density extraction G1G1 G2G2 G2G2 G1G1 G0G0 Coarsening Uncoarsening

NTUEE 8 Coarsening: Gradient Minimization ․ Gaussian smoothing at tile  D c (x,y): original density  g(x,y): weighting function = ․ Gaussian smoothing opens up a new direction for gradient minimization Gaussian smoothing (σ=1.0) D c (x,y) density xyxy

NTUEE 9 Coarsening: Tile Density Bounds Update D c (x,y) after Gaussian smoothing B u (x,y) B l (x,y) prune the value larger (smaller) than B u (B l ) G0G BuBu BlBl =0.23+min{B u (x,y) -D c (x,y)} =0.23+( ) =0.23-min{D c (x,y) -B l (x,y)} =0.23-( ) G1G1

NTUEE 10 Uncoarsening: Density Extraction Gradient minimization Average Density extraction G0G0 G1G1 G2G G0G0 G1G G2G2

NTUEE 11 ILP-based Dummy Number Assignment ․ Optimally insert minimal # of dummies to satisfy the desirable tile density d d in a tile ․ For the tile with n fill regions R 1,…,R n, r i : # of dummies in R i d d : dummy density of tile a: tile area a i : area of one dummy in R i a max : max {a i } u i : max # of dummies in R i R1R1 R2R2 u 1 =5 a 1 =3 u 2 =3 a 2 =4 a max =4

NTUEE 12 Experimental Setting ․ Programming language: C++ ․ Workstation: 2.0 GHz AMD-64 with 8GB memory ․ ILP solver: lp_solve ․ Parameters  Window size=3 × 3  Gaussian smoothing: σ=1.0  Foundry density lower and upper bounds: 20% and 80% ․ Test cases: MCNC and industrial Faraday benchmarks ․ Comparison with the CDF algorithm [TCAD’08] for all layers and layer 1  Metal density  Neighboring density difference (density gradient)

NTUEE 13 ․ Inserted dummy count is only 59% compared with CDF algorithm ․ Timing overhead is only 4% Runtime and Inserted Dummy Counts Circuit CDFOurs #DummyTime (s)#DummyTime (s) Mcc Mcc Struct Primary Primary22.5E S S S S S S Dma Dsp Dsp Risc Risc Comp

NTUEE 14 ․ The standard deviations are reduced by 55% and 49% among all layers and of layer 1, respectively Statistics of Metal Density (MCNC) Circuit CDF Analysis AlgorithmOurs Density among LayersDensity of Layer 1Density among LayersDensity of Layer 1 Avg.MaxStd.Avg.MaxStd.Avg.MaxStd.Avg.MaxStd. Mcc134.49%58.94%9.31%30.86%47.61%7.05%20.52%47.84%4.52%21.10%41.54%4.46% Mcc236.14%55.51%5.61%33.59%52.81%4.26%22.40%54.48%4.17%23.20%49.80%4.12% Struct22.63%33.70%5.08%16.55%27.79%2.26%18.68%5.19%1.98%16.32%19.99%1.58% Primary %34.10%10.41%19.39%34.10%9.95%16.87%9.10%7.18%16.33%20.46%7.55% Primary %33.43%3.65%18.50%23.74%1.21%19.39%10.09%1.12%18.42%19.99%1.06% S %40.15%3.84%27.10%36.95%3.28%19.93%30.29%0.67%19.81%25.92%0.45% S %48.00%4.97%27.90%40.80%3.62%20.06%30.80%1.02%19.79%21.60%0.31% S %38.60%3.43%25.90%33.60%2.19%20.36%28.90%1.32%19.93%25.54%0.28% S %38.60%3.05%26.30%33.30%2.19%20.23%30.00%1.06%19.91%21.57%0.09% S %36.40%2.37%25.80%30.80%1.38%20.10%32.10%0.76%19.96%20.00%0.01% S %32.91%1.94%25.90%32.82%1.53%20.04%28.42%0.49%19.96%19.99%0.01% Comp

NTUEE 15 ․ The standard deviations are reduced by 26% and 54% among all layers and of layer 1, respectively ․ Overall comparison (MCNC+Faraday) Statistics of Metal Density (Faraday) Circuit CDF Analysis AlgorithmOurs Density among LayersDensity of Layer 1Density among LayersDensity of Layer 1 Avg.MaxStd.Avg.MaxStd.Avg.MaxStd.Avg.MaxStd. Dma22.72%88.73%18.0%23.19%61.92%24.0%18.72%71.40%14.8%9.34%23.51%9.6% Dsp118.64%73.20%17.4%22.32%55.81%22.6%14.52%55.07%12.8%10.25%22.12%10.2% Dsp219.73%74.17%17.5%24.04%51.61%24.2%14.95%60.49%12.3%9.38%42.34%9.4% Risc %66.18%17.3%21.67%54.15%21.5%13.98%58.11%12.2%10.35%42.61%10.2% Risc217.05%72.91%16.0%16.21%43.34%15.7%13.52%50.65%11.5%10.47%40.52%10.0% Comp Circuit CDF Analysis AlgorithmOurs Density among LayersDensity of Layer 1Density among LayersDensity of Layer 1 Avg.MaxStd.Avg.MaxStd.Avg.MaxStd.Avg.MaxStd. Comp

NTUEE 16 Comparison of S5378 Layer 1 Filling Results CDF algorithm [TCAD’08] Ours

NTUEE 17 Conclusions and Future Work ․ Presented an effective and efficient dummy fill algorithm considering both gradient minimization and coupling constraints  Reduced 37% std. of metal density among all layers  Saved 41% dummy counts ․ Gaussian smoothing is effective for gradient- minimization dummy fill  Point out a new research direction on this topic ․ Future work: integration of gradient minimization and coupling constraints

NTUEE 18 Conclusions and Future Work ․ A dummy fill algorithm considering both gradient minimization and coupling constraints ․ Achieve more balanced metal density distribution with fewer dummy features and an acceptable timing overhead ․ Future work: integration of gradient minimization and coupling constraints  Simultaneously minimize the gradient and the coupling capacitance Thank You! Huang-Yu Chen