Memory and Addressing How and Where Information is Stored.

Slides:



Advertisements
Similar presentations
Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.
Advertisements

Branches Two branch instructions:
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.
ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson slides3.ppt Modification date: March 16, Addressing Modes The methods used in machine instructions.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
331 W08.1Spring :332:331 Computer Architecture and Assembly Language Spring 2006 Week 8: Datapath Design [Adapted from Dave Patterson’s UCB CS152.
1 Registers and MAL - Part I. Motivation So far there are some details that we have ignored instructions can have different formats most computers have.
Comp Sci instruction encoding 1 Instruction Encoding MIPS machine language Binary encoding of instructions MIPS instruction = 32 bits Three instruction.
The Processor: Datapath & Control
MIPS Architecture CPSC 321 Computer Architecture Andreas Klappenecker.
CIS429/529 ISA - 1 Instruction Set Architectures Classification Addressing Modes Types of Instructions Encoding Instructions MIPS64 Instruction Set.
Chapter 5 The LC-3 LC-3 Computer Architecture Memory Map
RISC Concepts, MIPS ISA and the Mini–MIPS project
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map
ECE 232 L5 Assembl.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 5 MIPS Assembly.
Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)
Overview von Neumann Model Components of a Computer Some Computer Organization Models The Computer Bus An Example Organization: The LC-3.
Part II: Addressing Modes
MIPS Instruction Set Advantages
Basic Operational Concepts of a Computer
Some material taken from Assembly Language for x86 Processors by Kip Irvine © Pearson Education, 2010 Slides revised 2/2/2014 by Patrick Kelley.
1 Appendix B Classifying Instruction Set Architecture Memory addressing mode Operations in the instruction set Control flow instructions Instruction format.
Lecture 4. Miscellaneous Addressing Mode, Memory Map, Pointer, and ASCII Prof. Taeweon Suh Computer Science Education Korea University ECM534 Advanced.
Computer Architecture Instruction Set Architecture Lynn Choi Korea University.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
1. 2 Instructions: Words of the language understood by CPU Instruction set: CPU’s vocabulary Instruction Set Architecture (ISA): CPU’s vocabulary together.
Memory/Storage Architecture Lab Computer Architecture MIPS Instruction Set Architecture.
Chapter 5 The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Data Movement Instructions Load --
The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Instruction Set Architecture ISA = All of the.
Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,
Computer Organization & Programming Chapter 6 Single Datapath CPU Architecture.
CMPE 325 Computer Architecture II
Lecture 04: Instruction Set Principles Kai Bu
ECE 15B Computer Organization Spring 2011 Dmitri Strukov Partially adapted from Computer Organization and Design, 4 th edition, Patterson and Hennessy,
Dale & Lewis Chapter 5 Computing components
Computer Organization Rabie A. Ramadan Lecture 3.
Machine Instructions Instruction Formats. Machine Instructions u Internal Signals in computer have high and low voltages which represent values 0 and.
Chapter 2 — Instructions: Language of the Computer — 1 Memory Operands Main memory used for composite data – Arrays, structures, dynamic data To apply.
MIPS Instruction Set Architecture Prof. Sirer CS 316 Cornell University.
Arrays in MIPS Assembly Computer Organization and Assembly Language: Module 6.
Elements of Datapath for the fetch and increment The first element we need: a memory unit to store the instructions of a program and supply instructions.
COM181 Computer Hardware Lecture 6: The MIPs CPU.
MIPS Processor.
The LC-3 – Chapter 5 COMP 2620 Dr. James Money COMP
Simulator Outline of MIPS Simulator project  Write a simulator for the MIPS five-stage pipeline that does the following: Implements a subset of.
Lecture 17: 10/31/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Computer Architecture Lecture 6.  Our implementation of the MIPS is simplified memory-reference instructions: lw, sw arithmetic-logical instructions:
Computer Architecture & Operations I
Immediate Addressing Mode
MIPS Instruction Set Advantages
A Closer Look at Instruction Set Architectures
RISC Concepts, MIPS ISA Logic Design Tutorial 8.
Conditional Branches What distinguishes a computer from a simple calculator is its ability to make decisions Decisions are made using the if statement,
THE sic mACHINE CSCI/CMPE 3334 David Egle.
CS170 Computer Organization and Architecture I
MIPS Processor.
MIPS Instruction Encoding
MIPS Instruction Encoding
Architecture Overview
COMS 361 Computer Organization
MIPS Instruction Set Architecture
MIPS e pipelining Tecniche di base.
MIPS Coding Continued.
Computer Concept and Practice
CPU Structure CPU must:
7/6/
MIPS Processor.
9/13/
Presentation transcript:

Memory and Addressing How and Where Information is Stored

What is Stored Strings of bits word = 32 bits word may represent: –an address in memory –a value signed integer positive integer four characters –an instruction interpreted according to instruction format (ISA)

Where Things are Stored Registers on CPU –general purpose registers (32) –PC Program Counter holds address of next instruction to be executed –IR Instruction Register holds current instruction Memory –A very very large array of memory locations –byte addresses word (32 bits) addresses are multiples of 4

Where Things are Stored CPUMemory PC IR General Purpose Registers

Addressing Modes Purpose –to find a value (operand) –to find an instruction Places where target or address can be found –anywhere some bits can be –in the instruction –in a register –in memory

MIPS Addressing Modes Register Direct –value found in register Immediate –value is part of instruction Register Indirect with offset –value found in memory, address in register plus offset PC-relative –address of next instruction is offset plus PC (Pseudo-) Direct –address of next instruction is in current instruction

Register Direct R-Type Instructions oprsrtrd...funct Register

Immediate Arithmetic/Logical Immediate Instructions oprsrt immediate

Register Indirect with Base Load / Store Instructions oprsrt Register offset Memory +

PC-relative Conditional Branch Instructions (beq, bne) oprsrt PC offset Memory + 00 :

Pseudo-Direct J-type (jump) Instructions op PC address Memory : 00 :