Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.

Slides:



Advertisements
Similar presentations
Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
Advertisements

CSCI 347 / CS 4206: Data Mining Module 07: Implementations Topic 03: Linear Models.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Convex Optimization Chapter 1 Introduction. What, Why and How  What is convex optimization  Why study convex optimization  How to study convex optimization.
Venkataramanan Balakrishnan Purdue University Applications of Convex Optimization in Systems and Control.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
1 Understanding force-directed placement Andrew Kennings Electrical and Computer Engineering University of Waterloo.
Classification and Prediction: Regression Via Gradient Descent Optimization Bamshad Mobasher DePaul University.
Easy Optimization Problems, Relaxation, Local Processing for a single variable.
DAST, Spring © L. Joskowicz 1 Data Structures – LECTURE 1 Introduction Motivation: algorithms and abstract data types Easy problems, hard problems.
I/O-Algorithms Lars Arge Spring 2009 March 3, 2009.
EDA (CS286.5b) Day 6 Partitioning: Spectral + MinCut.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 4: Global and Detailed Placement © KLMH Lienig 1 Chapter 4 – Global and Detailed.
Examples of Various Formulations of Optimization Problems.
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
Penn ESE525 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 18, 2009 Partitioning 2 (spectral, network flow)
EDA (CS286.5b) Day 19 Covering and Retiming. “Final” Like Assignment #1 –longer –more breadth –focus since assignment #2 –…but ideas are cummulative –open.
Support Vector Machines
7/15/ VLSI Placement Prof. Shiyan Hu Office: EERC 731.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 4: Global and Detailed Placement © KLMH Lienig 1 Chapter 4 – Global and Detailed.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
Radial Basis Function Networks
CSE 242A Integrated Circuit Layout Automation Lecture 5: Placement Winter 2009 Chung-Kuan Cheng.
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
AUTOMATIC CONTROL THEORY II Slovak University of Technology Faculty of Material Science and Technology in Trnava.
Surface Simplification Using Quadric Error Metrics Michael Garland Paul S. Heckbert.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 5 Placement Mustafa Ozdal Computer Engineering Department, Bilkent University Mustafa.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
10/11/ VLSI Physical Design Automation Prof. David Pan Office: ACES Placement (2)
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
1 SUPPORT VECTOR MACHINES İsmail GÜNEŞ. 2 What is SVM? A new generation learning system. A new generation learning system. Based on recent advances in.
Gordian Placement Tool: Quadratic and Linear Problem Formulation Ryan Speelman Jason Gordon Steven Butt EE 201A
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Force-Directed Placement Heuristics A Comparative Study.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Computer Animation Rick Parent Computer Animation Algorithms and Techniques Optimization & Constraints Add mention of global techiques Add mention of calculus.
Slides for Parallel Programming Techniques & Applications Using Networked Workstations & Parallel Computers 2nd ed., by B. Wilkinson & M
Models in I.E. Lectures Introduction to Optimization Models: Shortest Paths.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Quadratic VLSI Placement Manolis Pantelias. General Various types of VLSI placement  Simulated-Annealing  Quadratic or Force-Directed  Min-Cut  Nonlinear.
Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building Yanfeng Wang, Qiang Zhou, Xianlong Hong, and Yici Cai Department of Computer Science and.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
An Effective Congestion Driven Placement Framework André Rohe University of Bonn, Germany joint work with Ulrich Brenner.
Technology Mapping. 2 Technology mapping is the phase of logic synthesis when gates are selected from a technology library to implement the circuit. Technology.
FPGA CAD 10-MAR-2003.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
CSE 144 Project. Overall Goal of the Project Implement a physical design tool for a two- row standard cell design
A Snap-On Placement Tool Israel Waldman. Introduction.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 25: April 17, 2013 Covering and Retiming.
Technische Universität München Institute for Electronic Design Automation PLATON: A Force-Directed Placement Algorithm for 3D Optical Networks-on- Chip.
VLSI Physical Design Automation
Chapter 7 – Specialized Routing
HeAP: Heterogeneous Analytical Placement for FPGAs
VLSI Quadratic Placement
GORDIAN Placement Perform GORDIAN placement
Neuro-Computing Lecture 4 Radial Basis Function Network
EE5780 Advanced VLSI Computer-Aided Design
Chapter 4 – Global and Detailed Placement
EDA Lab., Tsinghua University
ESE535: Electronic Design Automation
Parallelized Analytic Placer
Presentation transcript:

Analytic Placement

Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2

Analytic Placement Analytic placement:  Minimizes an objective function using a mathematical technique  Examples: −Numerical methods −Linear programming  Often requires assumptions like: −Differentiable obj. func. −Dimensionless objects 3

Analytic Placement Quadratic placement:  Cost function: −to facilitate the calculation of partial derivatives 4 n: total number of cells c(i,j): connectivity between cells i and j  Squared Euclidean distance  Only two-point-connections

Analytic Placement  Each dimension can be considered independently: 5

Analytic Placement 6  Placement problem converted to “convex quadratic optimization problem”  Convexity   local minimum = global minimum

7 Analytic Placement – Quadratic Placement  System of linear equations  Iterative numerical methods find a solution −Conjugate gradient (CG) −Successive over-relaxation (SOR)

Analytic Placement – Quadratic Placement A[i][j] = -c(i,j) when i ≠ j, A[i][i] = the sum of incident connection weights of cell i X = vector of all the x-coordinates of the non-fixed cells b x [i] = the sum of x-coordinates of all fixed cells attached to i Y = vector of all the y-coordinates of the non-fixed cells b y [i] = the sum of y-coordinates of all fixed cells attached to i 8

Formulation in Vector Notation 9

Quadratic Placement: Example Given:  Fixed blocks: p1 (100,175) p2 (200,225)  Free blocks: a, b, c  nets N1-N4. −N1 (P1,a) −N2 (a,b) −N3 (b,c) −N4 (c,P2) Task:  Find (xa, ya), (xb, yb) and (xc, yc). 10

Quadratic Placement: Example Solution for x-coordinates: 11 AX = b x

Quadratic Placement: Example  Solve for X: 12

Quadratic Placement: Example Solution for y-coordinates: 13 AY = b y

Quadratic Placement: Example  Solve for Y: 14  May need detailed placement and legalization

15 Second stage of quadratic placers:  Cells are spread out to remove overlaps Methods:  Adding fake nets that pull cells away from dense regions toward anchors  Geometric sorting and scaling  Repulsion forces, etc. Quadratic Placement

Advantages:  Captures the placement problem concisely in mathematical terms  Leverages efficient algorithms from numerical analysis and available software  Can be applied to large circuits without netlist clustering (flat)  Stability: small changes in the input do not lead to large changes in the output Disadvantages:  Connections to fixed objects are necessary: I/O pads, pins of fixed macros, etc. 16

GORDIAN Global Optimization and Rectangle Dissection A Min-Cut Placement tool:  Places the cells by performing global optimization −Formulated as a quadratic program  Uses FM to improve partitioning 17

Partitioning  Finds a good cut direction and position  Improves the cut value using FM 18

 Before the next level of partitioning, does the global optimization with additional constraints −the center of gravity of each partition is at the center of the region.  Always solves a single QP, i.e., global Applying the Idea Recursively Center of Gravity 19

Force-Directed Placement 20

Force-Directed Placement Reducing the placement problem to solving a set of simultaneous linear equations to determine equilibrium locations for cells. Analogy to Hooke's law: F = kd, F: force, k: spring constant, d: distance Goal: Map cells to the layout surface. 21

Zero-Force Target Location Cell i connects to several cells j's at distances d ij 's by wires of weights w ij 's. Total force: F i =  j w ij d ij The zero-force target (ZFT) locations (x o,y o ): 22

Zero-Force Target Location 23

Force-Directed Placement 24 Can be iterative:

Force-Directed Placement 25 Constructive Iterative

26 Advantages:  Conceptually simple, easy to implement  Primarily intended for global placement, but can also be adapted to detailed placement Disadvantages:  Does not scale to large placement instances  Is not very effective in spreading cells in densest regions  Poor trade-off between solution quality and runtime  In practice, FDP is extended by specialized techniques for cell spreading Force-Directed Placement

Branch and Bound Technique 27

Branch and Bound Method Select a valid solution: Branch. Stop searching a branch if the cost so far > the previously searched branches: Bound (pruning the decision tree). 28

Branch and Bound Method Gate array placement: Given a netlist, map blocks {B1, B2, B3}  slots {S1, S2, S3}. B 1 -S 1 B 1 -S 2 B 1 -S 3 B 2 -S 2 B 2 -S 3 B 2 -S 1 B 2 -S 3 B 3 -S B 3 -S Tree pruning B 3 -S

Branch and Bound Method 30