Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.

Slides:



Advertisements
Similar presentations
CS1104 – Computer Organization
Advertisements

PLDs ROM : Programmable OR array
Random-Access Memory (RAM)
Overview Programmable Implementation Technologies (section 6.8)
Programmable Logic PAL, PLA.
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Programmable Logic Devices
Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
CPEN Digital System Design
Parity. 2 Datasheets TTL:  CMOS: 
Chapter 6 – Selected Design Topics Part 4 – Programmable Implementation Technologies Logic and Computer Design Fundamentals.
Memory and Programmable Logic
Introduction to CMOS VLSI Design CAMs, ROMs, and PLAs
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Chapter # 4: Programmable and Steering Logic Section 4.1
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.
Multiplexers, Decoders, and Programmable Logic Devices
EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
ENEE x Digital Logic Design Lecture 20. Announcements Homework 6 due today. Homework 7 up on course webpage, due on 11/13. Recitation quiz on Monday,
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
Figure to-1 Multiplexer and Switch Analog
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Programmable logic devices
Memory and Programmable Logic
Random-Access Memory (RAM)
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
PROGRAMMABLE LOGIC DEVICES (PLD)
CSET 4650 Field Programmable Logic Devices
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
Programmable Logic Devices
Chapter
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
Memory 10/27/081ECE Lecture. Memory Memory Types Using memory to implement logic functions 10/27/082ECE Lecture.
Programmable Logic Devices (PLDs)
EE207: Digital Systems I, Semester I 2003/2004
IC design options PLD (programmable logic device)
DIGITAL SYSTEMS Programmable devices PLA-PAL Rudolf Tracht and A.J. Han Vinck.
CSET 4650 Field Programmable Logic Devices
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Digital Logic Design Lecture # 13 University of Tehran.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
Programmable Logic Devices
Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.
Programmable Logic Devices
Chapter- 9 Programmable Logic Devices DHADUK ANKITA ENRL NO Noble Engineering College- Junagadh.
1 Programmable Logic There are other ways to implement a logic function than to hook together discrete 74XX packages or create a custom Integrated Circuit.
ETE Digital Electronics
Digital Design Lecture 14
Overview Part 1 - Implementation Technology and Logic Design
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
Programmable Logic Devices
Logic and Computer Design Fundamentals
ECE 434 Advanced Digital System L03
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
ECE434a Advanced Digital Systems L02
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
"Computer Design" by Sunggu Lee
PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV
Presentation transcript:

Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured by the user

FPLA Philips PLS100 FPLA

FPLA Realizing functions f 1, f 2 and f 3 with Philips PLS100 FPLA

Programmable Read-Only Memory PROM: fixed AND array and programmable OR array Generates all minterms Can realize k functions

Programmable Read-Only Memory One can directly implement a SOP expression from its minterms using a PROM Is minimization useful with a PROM?

Programmable Read-Only Memory The AND array provides all 2 n minterms –i.e. equivalent to n  2 n decoder Typically no polarity/feedback options No advantage in minimizing the logic function when using a PROM Effective for applications that require most minterms to be used –Code converters –Decoders –Lookup tables

PROM application Gray code generator using a PROM –15 out of the 16 minterms are used in at least one output (which minterm is not used?) –Therefore, a PROM is not a “waste” for this problem

PROM application

Lookup tables

PROM application Lookup table usage example

PROM application Multiplier implementation using PROMs –PROMs 1 to 4 are multipliers

Multiplier elucidation A n-1…n/2 A n/2…0 n bits  low high n/2 bits X n bits +n+1 bits 3n/2 bits 2n bits = 3n/2 + n/2 AHAH ALAL BHBH BLBL W = A L B L X = A H B L Y = A L B H Z = A H B H U = X + Y V = Z*2 n/2 + W H T = U + V R = T*2 n/2 + W L

PROM application Read-Only Memory slightly modified

Programmable Array Logic Fixed OR array, programmable AND array –Limited number of product terms –Product terms cannot be shared –Designer just selects products More compact and cheaper than a PROM

Programmable Array Logic Because of fixed OR, the standard representation for PALs is with OR gates

PAL example

ROM technologies For n inputs and k outputs PROM, what would be the total –Number of diodes? –Number of fuses? Mask programmed ROM –No user-programmable fuses –Custom mask places wires at fabrication time –Compact and fast –Useful only if sold in large volume, otherwise PROM cheaper

ROM technologies EPROM-can be erased by UV light and re- programmed EEPROM -electrically erasable and re- programmable –Both EPROM and EEPROM have relatively short lives: not as permanent as a blown fuse –Complex and slower than ROM –Flexible: can be re-used in iterative design

ROM technologies Answer: –AND array: 2n  2 n diodes –OR array: k  2 n diodes and k  2 n fuses PROMPALFPLA Fixed ANDOR- Programmable ORANDAND, OR FPLA: introduced 1975 –Organized i  p  o –Does FPLA implementation benefit from minimizing “literals”?

PLD design process