Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.

Slides:

Advertisements

Similar presentations

Digital to Analog Converter By Rushabh Mehta Manthan Sheth.

Advertisements

Analog-to-Digital Converter (ADC) And

1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明學生 : 黃世一

NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.

Digital to Analogue Conversion

EE5316 CMOS MIXED SIGNAL IC DESIGN – PRESENTATION 1 (SELECTION OF ARCHITECTURE) DIGITAL TO ANALOG CONVERTER - Rushabh Mehta, Manthan Sheth The University.

10/23/2003ME DAC Lecture1 DAC Sunij Chacko Pierre Emmanuel Deliou Thomas Holst Used with modification.

Fischer 08 1 Analog to Digital Converters Nyquist-Rate ADCs  Flash ADCs  Sub-Ranging ADCs  Folding ADCs  Pipelined ADCs  Successive Approximation.

Analogue to Digital Conversion

18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

Introduction to Analog-to-Digital Converters

Operational-Amplifier and Data-Converter Circuits

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

Digital to Analog Converters

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

Rail-to-rail low-power high-slew-rate CMOS analogue buffer

Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.

Electronic Devices Ninth Edition Floyd Chapter 13.

A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.

Digital to Analog Converters

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,

1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.

1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,

Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.

A 12-bit, 300 MS CMOS DAC for high-speed system applications

Digital to Analog Converters (DAC) 15 March 2006 Doug Hinckley Lee Huynh Dooroo Kim.

Instrumentation (AMME2700) 1 Instrumentation Dr. Xiaofeng Wu.

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

IEEE Transactions on Circuits and Systems II: Express Briefs

DESIGN OF LOW POWER CURRENT-MODE FLASH ADC

1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級：積體所碩一學生：林欣緯指導教授：林志明教授 Circuits and Systems, ISCAS IEEE International Symposium.

Ultra-low-Power Smart Temperature Sensor with Subthreshold CMOS Circuits International Symposium on Intelligent Signal Processing and Communications, 2006.

Digital to Analog Converters (DAC) 2 ©Paul Godin Created March 2008.

A 30 GS/s 4-Bit Binary Weighted DAC in SiGe BiCMOS Technology

班級：積體所碩二學生：許庭耀指導教授：易序忠老師

Alexander-Sadiku Fundamentals of Electric Circuits

New Power Saving Design Method for CMOS Flash ADC Institute of Computer, Communication and Control, Circuits and Systems, July 2004 IEEE 班級：積體碩一姓名：黃順和.

Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.

1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.

Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Feb. 6th, 2006 EE597G Presentation:

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

指導老師:林志明學生:黃政德系級:積體所研一

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

Digital to Analog Converters (DAC) 3 ©Paul Godin Created March 2008.

L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.

Digital to Analog Converter (DAC)

Low Power, High-Throughput AD Converters

Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.

Low Power, High-Throughput AD Converters

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.

CMOS Analog Design Using All-Region MOSFET Modeling

M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology

Low Power, High-Throughput AD Converters

High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.

Chapter 5 Operational Amplifier

R&D activity dedicated to the VFE of the Si-W Ecal

Simple DAC architectures

Analog to Digital Converters

Digital Control Systems Waseem Gulsher

1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling

Simple DAC architectures

Simple DAC architectures

Chapter 5 OUTLINE Op-Amp from 2-Port Blocks

Presentation transcript:

Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005 指導老師 : 易序忠班級：積體碩一姓名：黃順和學號：

Outline 1. Introduction 2. Circuit Design 3. Project Implementation and Performance Results 4. Conclusion 5. References

Introduction High resolution digital analog converters (DACs) are highly demanded in today’s wireless communication applications. Several digital to analog architectures for DAC designs were discussed.Those architectures included resistor string, R-2R ladder networks, charge scaling, current steering, and segmented current steering. A low pass filter placed after the output terminal of the converter is necessary to make the voltage level smooth.

Circuit Design In this project, the proposed 10-bit digital to analog converter was designed, analyzed, implemented, simulated, and layout in a 0.25μm CMOS technology. The 10-bit converter consists of three digital to analog converters. The first one is an 8-bit thermometer coded DAC.The second and the third DAC are two 1-bit binary weighted DACs.

Design of a Current Source Block The analog part of a current source block consists of a cascoded current source and a differential switch. PMOS devices are employed in the current source because they reduce cross-talk. A current source also includes buffers to drive a differential switch.

Design of a Low Pass Filter

Designs of Inverters and Buffers

Design of the Bandgap Reference Voltage Circuit The bandgap reference voltage is used to provide the temperature invariant voltage for an integrated circuit. As temperature increasing, V BE is dropped by 2mV per degree C; however, thermal voltage is increased by 0.085mV per degree C. V ref = V be + KV PTAT V be is the forward biased voltage of a diode.

Project Implementation and Performance Results The period of the clock is 20ns which is equivalent to 50MHz. The 1 LSB cascoded current cell conducts 20μA as expected. In addition, each input has 100ps for rise time and 100ps for fall time.

In addition, the MatLab program is used to draw the plot for gain error calculation, integral nonlinearity (INL), and differential nonlinearity (DNL) characteristics for the 10-bit DAC. From the worst case for gain error plot, the worst case of the gain error for the 10-bit DAC at 0.002V is about 1.3LSB.

The test bench includes the biasing current circuit, the 10 bit DAC, the low pass filter, and the bandgap circuit. An output load of the 10 bit DAC is 50f. The supply voltage is 2.5V. The power consumption of the DAC is about 52mW.

Conclusion Design of a 10-bit segmented current steering TSMC 0.25μm CMOS digital to analog converter (DAC) was done in this project. The power consumption of this 10-bit converter was reduced by half compared to the 10-bit converter which was done by Park, Cho, and Yoon[1]. The function of the low pass filter is to filter out noises at high frequencies and it also makes the output of the DAC smooth.

References [1]. S.Y. Park, H. H. Cho, and K. H. Yoon, “A 3.3V-110MHz 10-Bit CMOS Current Mode DAC,” CATS, [2] T. Miki, Y. Nakamura, M. Nakamura, Y. Akasaka, and Y. Horiba, “An 80MHz 8 bit CMOS D/A Converter,” IEEE J. Solid-State Circuits, pp , Dec.1986.