Galfa Spectrometer Jeff Mock, Dan Werthimer Jeff Mock, Dan Werthimer Students: Henry Chen, Pavel Monat, Aaron Parsons, Wonsop Sim Science Advisors: Carl.

Slides:



Advertisements
Similar presentations
West Coast Spectrometer Team Mark Wagner, Berkeley project manager, FPGA designer Terry Filiba, data transport: FPGA --> CPU --> GPU Suraj Gowda, boosting.
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
NAIC Visiting Committee Meeting · March 4-6, 2008 FPGA SPECTROMETER COMMISSIONING Spectrometer description How it will be used Where we are at. What needs.
David Hawkins Exascale Signal Processing for Millimeter-Wavelength Radio Interferometers David Hawkins
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
SDSS7 - DSP and Backends Intro, 12 Jul 2013 Digital Signal Processing Basics and AO Back-Ends Luis A. Quintero Digital Section Head Electronics Department.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
PELICAN Imaging Framework Imaging on short timescales leads to very large correlator output data rates. In order to cope with these rates and produce updated.
Transient SETI Dan Werthimer University of California, Berkeley
Digital Baseband Converter Ying Xiang Xiuzhong Zhang Shanghai Astronomical Observatory China.
Sascha D-PAD Sparse Aperture Array.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
NgVLA Correlator with 2015ish Technology Jack Hickish, Dan Werthimer, and CASPER Collaboration
EE 198 B Senior Design Project. Spectrum Analyzer.
Ninth Synthesis Imaging Summer School Socorro, June 15-22, 2004 Cross Correlators Walter Brisken.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Spectrometer PDR John.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
AUSAC Meeting · March 17&18, 2008 FPGA SPECTROMETER COMMISSIONING Spectrometer description How it will be used Where we are at. What needs to be done More.
Backend electronics for radioastronomy G. Comoretto.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
ASKAP Signal Processing Overview DIFX Users and Developers Meeting
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Digital Filters Mike Davis. Requirements Avoid non-linearity up to and through the analog to digital (A/D) converter Use enough bits to adequately represent.
SETI on the SKA Dan Werthimer University of California, Berkeley
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
Correlators, Spectrometers, Beam Formers and VLBI using general purpose FPGA boards, tools & libraries (how to build eight radio astronomy instruments.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
The BEST-2 SKA pathfinder is composed by 32 receivers. The front ends are installed on the focal lines of 8 cylinders, offering a collecting area of about.
GPU DAS CSIRO ASTRONOMY AND SPACE SCIENCE Chris Phillips 23 th October 2012.
Casper 2010Marc Torres Part 2: Building blocks for the next generation.
1 Advanced ATNF Correlators Dick Ferris AT Electronics Development Group May 2003.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) Reconfigurable Architectures Forces that drive.
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
Ariadne’s Thread Kristian Zarb Adami. Simulator Aims ۞ Provide the system architect a tool to visualise trade-offs in designs ۞ Provide the scientist.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.
Philippe Picard1EMBRACE station processing SKADS Conference, Limelette, 4-6 November 2009 EMBRACE station processing P. Picard Station de Radioastronomie.
Travis Newton LO-IF Engineer EVLA LO/IF PDR January IF Downconverter Travis Newton LO/IF Engineer.
Philippe Picard 2 nd SKADS Workshop October 2007 Station Processing Philippe Picard Observatoire de Paris Meudon, 11th October 2007.
ATCA GPU Correlator Strawman Design ASTRONOMY AND SPACE SCIENCE Chris Phillips | LBA Lead Scientist 17 November 2015.
IR, Visible and Radio SETI Andrew Siemion, David Anderson, Bob Bankay, Henry Chen, Jeff Cobb, Griffin Foster, Andrew Howard, Eric Korpela,
Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array ALMA Correlator.
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
SETI Spectrometer Development for ALFA
JIVE UniBoard Correlator External Review
Digital Down Converter (DDC)
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
LFD Correlator MWA-LFD Kick-off Meeting San Diego 5-June-2006
JIVE UniBoard Correlator (JUC) Firmware
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
The Uniboard  FPGA Processing for Astronomy
EVLA Advisory Panel Mtg. System Overview
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
SKAMP Square Kilometre Array Molonglo Prototype
Presentation transcript:

Galfa Spectrometer Jeff Mock, Dan Werthimer Jeff Mock, Dan Werthimer Students: Henry Chen, Pavel Monat, Aaron Parsons, Wonsop Sim Science Advisors: Carl Heiles, Snezana Stanimirovic

Image Rejection 45 dB at MHz45 dB at MHz 40 dB at +-20 MHz40 dB at +-20 MHz 35 db at +-30 MHz35 db at +-30 MHz

Gain Control 0 to 40 dB gain – each of 16 channels0 to 40 dB gain – each of 16 channels –(2 spare IF to baseband converters) Controlled by RS232 serial portControlled by RS232 serial port Overflow/Saturation detectionOverflow/Saturation detection Remote Operation (Displays as well)Remote Operation (Displays as well)

GALFA Spectrometer

Multi-Purpose FPGA-Based Spectrometer (NSF, A. Parsons) Xilinx Virtex-II 6000 FPGA Xilinx Virtex-II 1000 FPGA 256 MB DRAM Arecibo Feed Array 200 Mhz ADC Compact PCI Backplane Software 200 Mhz ADC 200 Mhz ADC 200 Mhz ADC I I Q Q Pol. 1 Pol. 2 { { 200 Aux. I/O

compactPCI Power Power Cooling Cooling Robust/Reliable Robust/Reliable Inexpensive Inexpensive FPGA-Based Spectrometer

SETI Applications ALFA Sky Survey (300 MHz x 7 beams)ALFA Sky Survey (300 MHz x 7 beams) Parkes Southern SERENDIPParkes Southern SERENDIP JPL/UCB/SI Survey (20 GHz Bandwidth)JPL/UCB/SI Survey (20 GHz Bandwidth) SETI Italia (Bologna)SETI Italia (Bologna) Astronomy Applications GALFA Spectrometer – Arecibo Multibeam Hydrogen SurveyGALFA Spectrometer – Arecibo Multibeam Hydrogen Survey Astronomy Signal Processor – ASP – Backer/Stairs (pulsars)Astronomy Signal Processor – ASP – Backer/Stairs (pulsars) –GreenBank and Arecibo, soon Nancay ATA4 Correlator F EngineATA4 Correlator F Engine Two Reionization ExperimentsTwo Reionization Experiments (Backer/Demorest/Peeks (UCB), Chippendale/Green/Ekers (ATNF)) (Backer/Demorest/Peeks (UCB), Chippendale/Green/Ekers (ATNF))

GALFA Spectrometer sin cos LPF 100 MHz -50 to +50 MHz sin cos LPF 100 MHz -50 to +50 MHz Quadrature Downconverter Board IF Pol. 1 IF Pol. 2 Biplex 256 pnt. PFB e^-i  t FIR LPF FIR LPF Digital LO Decimate by 14 Decimate by 14 Biplex 8192 pnt. PFB     Detect cPCI Backplan e to CPU Multipurpose Spectrometer Board

PFB vs. FFT

GALFA Lowpass Filter

GALFA Diagnostics

Integration Time 988 mS fixed (99% duty cycle)988 mS fixed (99% duty cycle) Spectra read out every secondSpectra read out every second Integration starts 6 mS after 1 PPSIntegration starts 6 mS after 1 PPS Integration stops 6 mS before 1 PPSIntegration stops 6 mS before 1 PPS Timing accuracy +-10 nS wrt observatoryTiming accuracy +-10 nS wrt observatory

Data Output Galfa.yyyymmdd.projname.sequence_number.FITSGalfa.yyyymmdd.projname.sequence_number.FITS file written every 15 seconds (programmable)file written every 15 seconds (programmable) 0.5 Mbyte/sec (8 MByte files)0.5 Mbyte/sec (8 MByte files) Files written over NFS to file serverFiles written over NFS to file server 2*8K + 2* bit powers (42 bit accumulators)2*8K + 2* bit powers (42 bit accumulators) Time stamped (NTP), plus telescope dataTime stamped (NTP), plus telescope data

Worries, Weaknesses ADC on same board with Digital ElectronicsADC on same board with Digital Electronics (spurs at MHz…) (spurs at MHz…) Dynamic Range Problems (Overflow/Saturation)Dynamic Range Problems (Overflow/Saturation) (prog. gain/shifting, overflow detection) (prog. gain/shifting, overflow detection) Unknown LO phase shift (0 or 180 degrees) between channels after power cycleUnknown LO phase shift (0 or 180 degrees) between channels after power cycle – (LO is divided by two in downconverter)

Spectrometer Documentation Schematics, Cabling DiagramsSchematics, Cabling Diagrams Software (Source code)Software (Source code) Users ManualUsers Manual DiagnosticsDiagnostics About 100 Pages of stuffAbout 100 Pages of stuff

Short Term Plans Tonight: Jeff Mock ArrivesTonight: Jeff Mock Arrives Monday – Thursday: Integration/TestMonday – Thursday: Integration/Test Friday – Sunday: ObserveFriday – Sunday: Observe This week: come and visit for demoThis week: come and visit for demo feel, touch, and get to know your spectrometer feel, touch, and get to know your spectrometer

Long Term Plans Find ETFind ET

Future SETI Spectrometers

SERENDIP V Polyphase Filter Bank Server w/ EDT card GbE Switch PC Server w/ EDT card Server w/ EDT card Server w/ EDT card PC GbE Switch PC GbE Switch PC GbE Switch PC 100 MHz Pol. 1 Pol. 2 Astronomy Signal Processor – Don Backer

SERENDIP V Spectrometer

Biplex Pipelined FFT Example: 8 pnt. FFT -4 Z -2 Z Switch Delay by N Coefficient Multiply add sub Unity -2 Z Z add sub 2 nd Roots of Unity Z -0 Z add sub 4 th Roots of Unity -4 Z Pol. 1 Pol. 2 Time Domain Frequency Domain

JFFT FFT controls Any length transformAny length transform Input width and output widthInput width and output width twiddle coefficient widthtwiddle coefficient width 3 or 4 multiplier complex multiply3 or 4 multiplier complex multiply Specify downshift or programmable downshift (optional rounding)Specify downshift or programmable downshift (optional rounding) Decimate FFT optionDecimate FFT option Blockram / CLB memory threshold optionBlockram / CLB memory threshold option Overflow detectionOverflow detection

JFFT additional PFB controls Filter overlapFilter overlap Width of filter coefficientsWidth of filter coefficients Window function for filter (hamming, hann, etc.)Window function for filter (hamming, hann, etc.) Import filter coefficients for custom filter performanceImport filter coefficients for custom filter performance

Moore’s Law in FPGA world 100X More efficient than micro-processors! 3X improvement per year!

Next Generation Board BEE2 (2004/5) – Chen Chang 5 Xilinx XC2VP705 Xilinx XC2VP70 40 GB RAM (8 GB each chip, 13Gbit/sec/chip)40 GB RAM (8 GB each chip, 13Gbit/sec/chip) 18 10Gbit/sec infiniband ports18 10Gbit/sec infiniband ports 50 boards per rack, Tbit/sec infiniband switch50 boards per rack, Tbit/sec infiniband switch Applications:Applications: –1 GHz, 1 Gchannel spectrometer (single board) –Next Generation ATA backends (ata32 = 2 boards) –SKA imaging

B2 Module: board layout 5 compute elements on a board Up to 400 billion CMAC/s performance communication bandwidth: – –240 Gbps on- board 360 Gbps off-board

Global Interconnects Commercial Infiniband switch from Mellanox, Voltaire, etc. – –Packet switched, non- blocking – –24 ~ 144 ports (4X) per chassis – –480Gbps ~ 2.88Tbps full duplex constant cross section bandwidth – –<$400 per port

19” 48RU Rack CabinCapacity 40 compute nodes in 5 chassis (8U) per rack Up to 16 trillion CMac/s performance per rack 250 Watt AC/DC power supply to each blade 12.5 Kwatt total power

Unified Digital Processing Architecture Distributed per antenna spectral channel processing Multiple reconfigurable backend application processing Commercial packet switched interconnect Backend data pulling through remote DMA access

Happy Birthday Carl