Robocon 2007, Hong Kong University of Science & Technology Robocon 2007 Electronics Quickstart! Session 2 Prelude Logic Prepared by KI Chi Keung [chikeung.

Slides:

Advertisements

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Advertisements

Analog Quick Notes Ravi Dixit

Transistors (MOSFETs)

Physical structure of a n-channel device:

COMP541 Transistors and all that… a brief overview

ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.

Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.

S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.

CMPE 118 MECHATRONICS Digital I/O Transistors and Mosfets.

EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.

10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.

Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Physical States for Bits. Black Box Representations.

(N-Channel Metal Oxide Semiconductor)

Outline Introduction – “Is there a limit?”

The metal-oxide field-effect transistor (MOSFET)

Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.

Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.

Microelectronics Circuit Analysis and Design Donald A. Neamen

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.

© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

ECE2030 Introduction to Computer Engineering Lecture 3: Switches and CMOS Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia.

MOSFET As switches. Regions of Operation In analogue electronics, the MOSFETs are designed to operation in the pinch-off or saturation region. ▫They are.

Types of MOSFETs ECE 2204.

Introduction to FET’s Current Controlled vs Voltage Controlled Devices.

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.

EEE1012 Introduction to Electrical & Electronics Engineering Chapter 7: Field Effect Transistor by Muhazam Mustapha, October 2010.

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009

1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.

Chapter 11 Field effect Transistors: Operation, Circuit, Models, and Applications Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction.

ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING.

Field Effect Transistors: Operation, Circuit Models, and Applications AC Power CHAPTER 11.

ELECTRICA L ENGINEERING Principles and Applications SECOND EDITION ALLAN R. HAMBLEY ©2002 Prentice-Hall, Inc. Chapter 12 Field-Effect Transistors Chapter.

Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.

Physical States for Bits. Black Box Representations.

1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)

UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY

Chapter 12 : Field – Effect Transistors 12-1 NMOS and PMOS transistors 12-2 Load-line analysis of a simple NMOS amplifier 12-3 Small –signal equivalent.

Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.

EE210 Digital Electronics Class Lecture 7 May 22, 2008.

ISAT 436 Micro-/Nanofabrication and Applications Transistors David J. Lawrence Spring 2004.

CMOS Logic.  The CMOS Logic uses a combination of p-type and n-type Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) to implement logic gates.

Introduction to MOS Transistors Section Selected Figures in Chapter 15.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.

11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.

1 Figure 4.10 (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish.

1 Tai-Cheng Lee Spring 2006 MOS Field-Effect Transistors (MOS) Tai-Cheng Lee Electrical Engineering/GIEE, NTU.

Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.

EECS 270: Inside Logic Gates (CMOS)

Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.

Robocon 2007, Hong Kong University of Science & Technology Robocon 2007 Electronics Quickstart! Session 1 Hello! Microcontroller. Prepared by KI Chi Keung.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Animation of the MOSFET manufacturing process I encourage you to look at the website given below and use the button “animate to next” – the actual process.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

CP 208 Digital Electronics Class Lecture 6 March 4, 2009.

Transistors (MOSFETs)

ECE 333 Linear Electronics

SILVER OAK COLLEGE OF ENGG. & TECHNOLOGY  SUB – Electronics devices & Circuits  Topic- JFET  Student name – Kirmani Sehrish  Enroll. No

Presentation transcript:

Robocon 2007, Hong Kong University of Science & Technology Robocon 2007 Electronics Quickstart! Session 2 Prelude Logic Prepared by KI Chi Keung [chikeung ＠ ust.hk] WONG Long Sing (Sam) [sam ＠ hellosam.net]

Robocon 2007, HKUST Table of Contents 1.MOSFET 1.NMOS 2.PMOS 3.CMOS 2.Buffer 3.MCU Application

Robocon 2007, HKUST NMOS SymbolPhysical Cross Section See Wikipedia, MOSFET Gate Source Drain

Robocon 2007, HKUST NMOS V GS < V th Cut-off Mode V th = Thershold Voltage ≈ 1.5V (Model dependent) I DS = 0 Gate Source Drain

Robocon 2007, HKUST NMOS V GS > V th Linear Mode V DS > V GS - V th I DS will be large Gate Source Drain

Robocon 2007, HKUST PMOS Symbol Gate Drain Source

Robocon 2007, HKUST PMOS V GS < V th Cut-off Mode V th = Thershold Voltage ≈ -1.5V (Model dependent) I DS = 0 Gate Drain Source

Robocon 2007, HKUST PMOS V GS < V th Linear Mode V DS < V GS - V th I DS will be large Gate Drain Source

Robocon 2007, HKUST MOS Other commonly seen schematic symbols See Wikipedia, MOSFET N-channel P-channel

Robocon 2007, HKUST CMOS - Inverter Source Drain Not a new type of MOS, but It means combining the use of PMOS and NMOS to form interesting logic circuit Output Source Input

Robocon 2007, HKUST CMOS - Inverter Symbol Output Input

Robocon 2007, HKUST CMOS - Inverter Input High, Output Low 5V 0V 5V

Robocon 2007, HKUST CMOS - Inverter Input Low, Output High 5V 0V 5V 0V

Robocon 2007, HKUST Buffer Symbol Logically same as two inverters in serial Output Input Output Input

Robocon 2007, HKUST Buffer 5V 0V 5V 0V

Robocon 2007, HKUST Buffer 5V 0V 5V 0V 5V

Robocon 2007, HKUST Buffer With an appropriate buffer, we get a… Low impedance output Strong output Good output Internal resistance of the power source is low regardless of the input impedance.

Robocon 2007, HKUST Buffer with Enable Symbol Output Input Enable

Robocon 2007, HKUST Buffer with Enable Output Input Enable Transmission Gate

Robocon 2007, HKUST Buffer with Enable 5V

Robocon 2007, HKUST Buffer with Enable 0V 5V

Robocon 2007, HKUST Buffer with Enable Floating Hi-Z Hi-Impedance < 5V + V th > 0V - V th 5V 0V

Robocon 2007, HKUST MCU Application Device ADevice B PORT DDR PORT DDR

Robocon 2007, HKUST MCU Application Device A DDR = 1 PORT = 0 Device B DDR = 1 PORT = 0 0V 5V 0V 5V 0V

Robocon 2007, HKUST MCU Application Device A DDR = 1 PORT = 0 Device B DDR = 0 0V 5V X 0V

Robocon 2007, HKUST MCU Application Device A DDR = 1 PORT = 1 Device B DDR = 1 PORT = 0 5V 0V 5V ~2.5V

Robocon 2007, HKUST MCU Application Device A DDR = 0 Device B DDR = 0 X 0V X X

Robocon 2007, HKUST MCU Application – Pull Up Device ADevice B PORT DDR PIN PORT DDR PIN DDR | ~PORT

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 0 PORT = 0 Device B DDR = 0 PORT = 0 0V X X 5V X

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 0 PORT = 1 Device B DDR = 0 PORT = 0 0V 1 5V 0V 1 5V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 1 PORT = 0 Device B DDR = 0 PORT = 0 0V 0 5V 0 0V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 1 PORT = 1 Device B DDR = 0 PORT = 1 5V 0V 1 5V 1 0V 5V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 1 PORT = 0 Device B DDR = 0 PORT = 1 5V 0V 0 5V 0 0V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 1 PORT = 1 5V 1

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 1 PORT = 1 5V X Tends to 0V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 0 PORT = 1 5V 0V 1 5V

Robocon 2007, HKUST MCU Application – Pull Up Device A DDR = 0 PORT = 1 5V 0V 0