XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

Slides:

Advertisements

Similar presentations

Advertisements

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R DS90LV001.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.

XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ

Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.

XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

Signal and Timing Parameters I Common Clock – Class 2

R. CORNAT - LPC - LECC Colmar - septembre Level 0 trigger decision unit for the LHCb experiment Rémi CORNAT, Régis LEFEVRE, Jacques LECOQ, Pascal.

FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n RJ XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Addition 1’s to 20.

Test B, 100 Subtraction Facts

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer

Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.

Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.

2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.

Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Integration and commissioning of the Pile-Up VETO.

Sophie BARON, PH-ESSLEADE, 15/06/06 1 TTC upgrade Status May 2006  Overview  AB/RF optical links  Receiver crate  Status and schedules  Documentation.

XFEL In-kind Review Committee Meeting, 11 May 2009 Parliament British Museum XFEL clock and control system In kind contribution proposal Development and.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

Zentralinstitut für Elektronik Status of the MicroTCA TDC developments at FZ Jülich H. Kleines, M. Drochner, A. Ackens, P. Wüstner, P. Kämmerling, W.Erven.

Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.

CTA Trigger and Integration Meeting, HU Berlin, /25/2016K.-H. Sulanke, DESY1 A Digital Trigger for CTA Cameras K.-H. Sulanke DESY.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIMING & JITTER1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,

Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.

ATLAS SCT/Pixel TIM FDR/PRR

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

CC DEVELOPMENT PROGRESS and SCHEDULE

Presentation transcript:

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

2 11 May 2010C+C DS90LV001 4k7 100R 2k2 100R 4k7 LVDS output +ve LVDS TEST OUTPUT -ve LVDS TEST OUTPUT DS90LV pF 2 7 U U SK16 SK26 SK15 SK U CLK IN A-C Coupling & Latching Test Circuit -1-

3 11 May 2010C+C 100 MHz clock 1= IN+ 2= IN- 3= OUT+ latched 4= OUT- latched

4 11 May 2010C+C Paused Signal LONG PAUSE 3= OUT+ latched 4= OUT- latched

5 11 May 2010C+C Starting Signal STARTINGS IGNAL 3= OUT+ latched 4= OUT- latched

6 11 May 2010C+C Pseudo-Random Signal PSEUDO- RANDOM 1= TTL IN 2= OUT+ latched 3= OUT- latched

7 11 May 2010C+C PSEUDO- RANDOM START 1= LVTTL IN 2= OUT+ latched 3= OUT- latched Pseudo-Random Signal - Start

8 11 May 2010C+C DS90LV001 4k7 100R 2k2 100R 4k7 +ve LVDS TEST OUTPUT -ve LVDS TEST OUTPUT DS90LV pF EN U1 3 6 EN U k +3v3 Pin n A-C Coupling & Latching Test Circuit -2- RJ DS90LV028 DS90LV U U4 6 5m CAT5 cable

9 11 May 2010C+C National DS90LV Mbps LVDS Buffer800 Mbps LVDS Buffer Diff. Delay = 1.4ns typ.Diff. Delay = 1.4ns typ. Part-to-Part Skew = 0ps typ. / 60ps max. ( for same Vcc & temp. )Part-to-Part Skew = 0ps typ. / 60ps max. ( for same Vcc & temp. ) Fall / Rise Time = 310ps typ.Fall / Rise Time = 310ps typ. Peak-to-Peak Data Jitter = 100ps typ.Peak-to-Peak Data Jitter = 100ps typ.

10 11 May 2010C+C Current Tests Differential LVDS Pseudo-random signal from FPGA Development Board ( using 100 MHz clock ) 5 m of CAT5-type cable with RJ45 A-C coupling & latching test circuit -2- FPGA Development Board Differential LVDS Test Output fed back to FPGA Development Board Compare and log errors

11 11 May 2010C+C Future Plans Finish testing AC-coupling & Latching test circuit -2-Finish testing AC-coupling & Latching test circuit -2- Yes / No decision on balanced signals ( Manchester coding )Yes / No decision on balanced signals ( Manchester coding ) ~2 weeks Final FPGA selection ( PLL, Delays )Final FPGA selection ( PLL, Delays ) Finalise Circuit Design of C&C prototype boardFinalise Circuit Design of C&C prototype board ~ July 2010 Prototype board selection ( DESY ? / RAL ? )Prototype board selection ( DESY ? / RAL ? ) Schematic entry & layout ( RAL )Schematic entry & layout ( RAL ) ~ August - September 2010 C&C Prototype Mk.1 manufactureC&C Prototype Mk.1 manufacture ~ October 2010

12 11 May 2010C+C Fanout 8 TCP/ IP Local AMC Control To FEE FPGA TR / Machine etc. Signals or inputs from C&C Master Outputs to Fanouts Single Integrated Prototype Card Master PLL etc

13 11 May 2010C+C End…..

14 11 May 2010C+C μ TCA Crate Timing Receiver Crate Processor MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout FEE MHz Clk Trigger + Telegram ID Bunch Veto 4 FEE 4 C+C Fanout Slave XFEL Timing Interface Other 1-20MHz? Clock Trig/Data Overview MINIMUM FANOUT REQUIREMENTS : 16 + Fanouts, expandable 3x Outputs ( diff. LVDS, STP/UTP ) 1x Input ( single line, level only )