EN 2 8 7 U1 3 6 EN 2 8 7 U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, 23-08-2010 DS90LV001 1k +3v3 100R DS90LV001.

Slides:

Advertisements

Similar presentations

ICDR 2006 Implantable Biomimetic Microelectronics as Neural Prostheses for Lost Cognitive Function Theodore W. Berger, Ph.D. David Packard Professor of.

Advertisements

AgVantage Softwares Most Commonly Used Queries Lab - Part 1 Presented by: Mike Smark AgVantage National Conference 2010 Presented by: Mike Smark AgVantage.

Long Duration Balloon flight from polar regions (Peterzen et al. ESA Symposium 2003 ESA-SP530 – St. Gallen) Workshop ASI sulle Tecnologie ElettroOttiche.

Formal Knowledge Representation and Automated Reasoning for the Study of Archaeological Stratigraphy M. Cattani, G. Mantegari, A. Mosca, M. Palmonari Department.

SERIES RESISTOR CIRCUIT. THE EQUIVALENT SERIES RESISTANCE IS : Req = R 1 + R 2 + R 3 THE CURRENT OF THE CIRCUIT IS : I = U / (R 1 + R 2 + R 3 ) THE EQUIVALENT.

REGISTRATION 2007/08. STEP ONE LOGON:Live= onlinereg.leagueone.com/admin LOGON:TRAINING= training.leagueone.com/admin ID and Passwords are case sensitive.

Which place for Spatial Modelling in GIS education? The example of the GITTA project LASIG laboratory Corinne Plazanet & Regis Caloz Geographic Information.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ

SWITCH-MODE POWER SUPPLIES AND SYSTEMS Silesian University of Technology Faculty of Automatic Control, Electronics and Computer Sciences Ryszard Siurek.

A MapReduce Workflow System for Architecting Scientific Data Intensive Applications By Phuong Nguyen and Milton Halem phuong3 or 1.

SK-ACP Installation Overview

Timo Wollmershäuser Institute for Economic Research at the University of Munich 2 nd Workshop on Macroeconomic Policy Research, Budapest, October 2-3,

Choose a Year Group 7 89 Lesson Objectives Key Stage 3 ICT.

UNESCO Intangible Cultural Heritage Section Intangible Heritage Lists: Nominations and Procedures NOM PPT 5.6.

Valley Fort Rugby Football Club Mini Rugby Festival Kings Park & Happy Valley February 12 th,

A Framework for Result Diversification

TUDelft Knowledge Based Systems Group Zuidplantsoen BZ Delft, The Netherlands Dialogue Control in the Alparon System Niels Andeweg.

MPP 18 June 2008, M. Bednarek & J. Ludwin, CERN 1 Measurements of voltage over main dipole magnet B30R7 Mateusz Bednarek & Jaromir Ludwin on behalf of.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n RJ XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

Rahnuma Islam Nishat Debajyoti Mondal Md. Saidur Rahman Graph Drawing and Information Visualization Laboratory Department of Computer Science and Engineering.

AN ARITHMETIC and A GEOMETRY SERIES AN ARITHMETIC and A GEOMETRY SERIES.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Opensensor - information material version 0.1Aalborg University, Mobile Device Group opensensor Part 5 Building the opensensor Frank H.P. Fitzek Anders.

Abstract Interpretation Part II

Sportsgoodies.com.au.  Hunain Aslam - Project Manager / Programmer  Derin Mark -  Derin Mark - Programmer  Navdeep Singh-  Navdeep Singh- System.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

GENETICA’S BASIC SYNTACTIC AND SEMANTIC PROPERTIES In order to answer these questions we should start from GENETICA's syntax and semantics.

Lecture 6. New FEL Schemes and Challenges X-Ray Free Electron Lasers Igor Zagorodnov Deutsches Elektronen Synchrotron TU Darmstadt, Fachbereich

1 Query Processing: The Basics Chapter 10 (animations)

Welcome to the Fall 2014 SYSA Soccer Season!. Regular RosterMedical Roster.

Incremental Rehearsal: This is how the flashcards are to be presented to the student. U1, K1, U1, K1, K2, U1, K1, K2, K3, U1, K1, K2, K3,K4, U1, K1, K2,

prime factorization algorithm found by Peter Shor 1994

1M 15k n 1000n BFR n BFR193 BF862 10n 47 39k BAV99 10n 680n 4p7 10p 68p 82p39p 560 1k 56 15p 10n n 10n 220 2k7 10k 2k7 10k 10n.

Finding Skyline Nodes in Large Networks. Evaluation Metrics:  Distance from the query node. (John)  Coverage of the Query Topics. (Big Data, Cloud Computing,

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

An average pin. The chip.. Main function The chip and pin system is a safe way to make payment with a credit/debit card in the UK and Ireland.

Epsilon 600W to 1010W. Epsilon 600 to 1010W Introduction With technology changing every day and the release of Dual and Quad-core systems, the demand.

Math – What is a Function? 1. 2 input output function.

23 October 2003Martin Postranecky, UCL CALICE CERC Testing Page 1 PRODUCTION BOARDS TESTING 1)9x PCBs 2)16x SCSI each = 144x Connectors 3)~ 70x SCSI Cables.

Details of 28” LED segment

Chapter 2 Push button and Potentiometer

PRODUCTION BOARDS TESTING

مدل زنجیره ای در برنامه های سلامت

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

Function Notation “f of x” Input = x Output = f(x) = y.

PRODUCTION BOARDS TESTING

16 ( incl. 2x diff. pairs 2V5 LVDS )

Implementation.

Interface ckt for demo Outputs Inputs V PIN 0 10K PIN 4 GND GND

I have… I have… Who has 3:40? Who has 12:20? I have… I have…

Arduino程式範例.

Presentation transcript:

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R DS90LV001 1k 100R DS90LV001 1k 100R EN U3 3 6 In-C- In-C+ In-B- In-B+ In-A- In-A+ 3x 100n CAT.5/.6 STP cable DIFF. LVDS OUTPUTS In-D- In-D+ RJ J1 0R Shield IDC-1/A IDC-1/B

DS90LV001 4k7 100R 2k2 100R 4k7 OUT-A+ OUT-A- DS90LV pF EN U4 3 6 EN U k +3v3 Pin 5 1 2x 100n RJ XFEL C-C Test Daughter Card-A, Schem-2 : INPUT-A MP-UCL, CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/A IDC-1/C

DS90LV001 4k7 100R 2k2 100R 4k7 OUT-B+ OUT-B- DS90LV pF EN U6 3 6 EN U k +3v3 Pin 5 1 2x 100n RJ XFEL C-C Test Daughter Card-A, Schem-3 : INPUT-B MP-UCL, CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/B IDC-1/D

DS90LV001 4k7 100R 2k2 100R 4k7 OUT-C- DS90LV pF EN U8 3 6 EN U k +3v3 Pin 5 1 2x 100n RJ XFEL C-C Test Daughter Card-A, Schem-4 : INPUT-C MP-UCL, CAT.5/.6 STP cable DIFF. LVDS INPUTS 100pF 2x 15pF 56k 100nF J2/C OUT-C+ IDC-1/E

100R OUT-D+ OUT-D- DS90LV001 EN U k +3v3 Pin v3 100n RJ XFEL C-C Test Daughter Card-A, Schem-5 : INPUT-D MP-UCL, CAT.5/.6 STP cable DIFF. LVDS INPUTS 100nF J2/D Shield 0R IDC-1/F

270R XFEL C-C Test Daughter Card-A, Schem-6 : POWER MP-UCL, LED-1 +3v3-IN +3v3 100n 4u7 GND-IN IDC-1/G