XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

Slides:



Advertisements
Similar presentations
PGA309 EVM Multi-Cal-Tools-V1.6a User’s Guide
Advertisements

Introduction to Silicon Protection Array Devices.
1 3D TV/Monitor Testing Solution with VG-870A/B Proposals (Rev.2.1) April 13 th, 2009 Note : For the purpose of introduction by ASTRO or distributor only,
Fill in missing numbers or operations
CAVITY LOCK ELECTRONICS Dan Sexton, Sirish Nanda, and Abdurahim Rakhman.
/4/2010 Box and Whisker Plots Objective: Learn how to read and draw box and whisker plots Starter: Order these numbers.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
CALENDAR.
2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt Time Money AdditionSubtraction.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Year 6 mental test 10 second questions
Year 6 mental test 15 second questions Numbers and number system Numbers and the number system, Measures and Shape.
TDC130: High performance Time to Digital Converter in 130 nm
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.
XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Decimals 10ths and 100ths.
Patterns and sequences We often need to spot a pattern in order to predict what will happen next. In maths, the correct name for a pattern of numbers is.
The World Leader in High Performance Signal Processing Solutions Analog Video Transmission over Unshielded Twisted Pair (UTP) March 2011.
The VARAN Bus, the Real-Time Ethernet Bus System 1 / 23 The VARAN Bus.
1January 18, 2006irk Rich Katz, Grunt Engineer NASA Office of Logic Design Some SEE Testing Considerations for the RTAX-S Series Devices.
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
Introduction to Network
RPC Electronics Overall system diagram Current status At detector
FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.
Area of triangles.
Simultaneous Equations 6-Apr-17
Lets play bingo!!. Calculate: MEAN Calculate: MEDIAN
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
25 seconds left…...
Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.
2 x0 0 12/13/2014 Know Your Facts!. 2 x1 2 12/13/2014 Know Your Facts!
QR026 High Sensitivity VME Tuner Performance Data
Nokia 30 technical specification
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
Multiplication Facts Practice
Graeme Henchel Multiples Graeme Henchel
0 x x2 0 0 x1 0 0 x3 0 1 x7 7 2 x0 0 9 x0 0.
7x7=.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
ZTF Interconnecting Scheme Stephen Kaye
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
XFEL In-kind Review Committee Meeting, 11 May 2009 Parliament British Museum XFEL clock and control system In kind contribution proposal Development and.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Digitally subtracted pulse between
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Presentation transcript:

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing

2 23 April 2009C+C μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout FEE 5MHz Clock Trigger + Telegram ID Bunch Veto 4 FEE 4 C+C Fanout Slave XFEL Timing Interface Other 1-20MHz? Clock Trig/Data Overview MINIMUM FANOUT REQUIREMENTS : 16 + Fanouts, expandable 3x Outputs ( diff. LVDS, STP/UTP ) 1x Input ( single line, level only )

3 23 April 2009C+C 1) TRIGGER Telegram from TR : same line TRIGGER, with Train ID & Pattern ID 2) FEE feedback line : Status only ( e.g. Normally floating high, pulled low by FEE when powered ), no other information when powered ), no other information 3) External clock input at other test sites :use PLL ( to ~ 1-20 MHz range input ) 4) Bunch Veto signal – synchronised to the 100MHz 5) Calibration Pattern distributed by LAN from RC 6) Veto Disable Pattern by LAN from RC 7) 100 MHz clock output : - max. jitter to be specified by users - programmable delay / step size to be specified - programmable delay / step size to be specified 8) Output Clock / Start/Stop pulses phase relationship : - same cable length for all FEEs - same cable length for all FEEs Information / Questions & Answers -1-

4 23 April 2009C+C 9) Connection between C+C Master and FanOuts : - on custom backplane all signals / 9) Connection between C+C Master and FanOuts : - on custom backplane all signals / FEE feedbacks only ?? FEE feedbacks only ?? - use single or double FanOut layer ?? - use single or double FanOut layer ?? - TBD by C&C - TBD by C&C 10) C+C FanOut cards : - separate power on backplane => not TCA-intelligent cards ?? - separate dumb FanOut cards and crate ?? - separate dumb FanOut cards and crate ?? - on / near detector => fewer cables ?? - on / near detector => fewer cables ?? - TBD by C&C - TBD by C&C 11) LVDS connectors : - RJ45 – bulky, 4-pairs only, but can use 2x LEDs - Double-stack RJ45 – availability / height ?? - Double-stack RJ45 – availability / height ?? - HDMI - size / more signal pairs / more grounds/shielding ?? - HDMI - size / more signal pairs / more grounds/shielding ?? - Double stack HDMI - size ?? - Double stack HDMI - size ?? - mini-HDMI ?? - mini-HDMI ?? - TBD by C&C - TBD by C&C 12) No C&C System interface to MPS ( Machine Protection System ) 13) NO confirmation that the 5MHz PLL derived TR board clock is "clean" and has no glitches ??? Information / Questions & Answers -2-

5 23 April 2009C+C Connector Survey ConnectorContactsBandwidth LatchCable Length RJ458 ( 4x UTP )>100 MHzY> 10 m HDMI10 ( 4x STP,160 / 340 MHzN /Y(?) m 1x UTP ) 1x UTP ) Mini-HDMI10 ( 4x STP,340 MHzN5 m 1x UTP ) 1x UTP ) DisplayPort10 ( 5x STP )340 MHzY5 m USB 4>100 MHzN5 m Mini/Micro USB 5>100 MHzN5 m

6 23 April 2009C+C Front Panels & Connectors mm mm mm mm mm mm RJ45 HDMI USB Mini-USB Micro-USB DisplayPort Mini-HDMI / AMC – MicroTCA Front Panels Full Size Single Double ? mm

7 23 April 2009C+C Front Panels & Connectors mm mm 7x RJ x DisplayPort 80 Maximum total number of contacts per card Maximum number of connectors per card 10x Mini-HDMI 80 8x HDMI 80

8 23 April 2009C+C Double 5x FanOuts PROTOTYPE MASTER / FANOUT FANOUTS FINAL MASTER 1x Input 5x Outputs to Fanouts 6x Fan- Outs Max. 30 per Master Double FEE Status On Backplane Proposal – Option A : 6x RJ45 Test Connectors/LEDs

9 23 April 2009C+C Double Proposal – Option B : 7x DisplayPort Double PROTOTYPE MASTER / FANOUTFINAL MASTERFANOUTS 6x FanOuts 1x Input 6x Outputs to Fanouts FEE Status On Backplane 7x Fan- Outs Max. 42 per Master Test Connectors/LEDs

10 23 April 2009C+C BUT ( there is always a but…. ) Just found…2x4, 2x6, 2x8 TYCO Stacked RJ45s for ATCA/AMC

11 23 April 2009C+C Stacked RJ45 Modular Jacks for AdvancedTCA Tyco Electronics Stacked RJ45 Modular Jacks for AdvancedTCA Tyco Electronics Stacked RJ45 Modular Jacks for AdvancedTCA Tyco Electronics has released new stacked RJ45 modular jacks designed to meet both AdvancedTCA and AMC standards. Tyco Electronics has released new stacked RJ45 modular jacks designed to meet both AdvancedTCA and AMC standards. The offset has been designed to fit the faceplate and board layout in AdvancedTCA and full size AMC modules, while providing the port density of the stacked configuration These jacks are shielded and include panel ground springs for EMI containment. Offset designed to meet both ATCA and AMC standardsOffset designed to meet both ATCA and AMC standards Category 5 performanceCategory 5 performance Press-fit termination to the boardPress-fit termination to the board Available in 2x1, 2x4, 2x6, and 2x8 configurationsAvailable in 2x1, 2x4, 2x6, and 2x8 configurations Available with various LED optionsAvailable with various LED options

12 23 April 2009C+C Modular Jacks 2x8 OFFSET STACKED W/GROUND CLIP Tyco Electronics / AMP Part No: Modular Jacks 2x8 OFFSET STACKED W/GROUND CLIP NOT YET RELEASED FOR PRODUCTION - NOT YET AVAILABLE

13 23 April 2009C+C Possible Best Option…..: Double 16x FanOuts 1x Input COMBINED MASTER / FANOUT ?

14 23 April 2009C+C End…..