XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

Slides:

Advertisements

Similar presentations

CAVITY LOCK ELECTRONICS Dan Sexton, Sirish Nanda, and Abdurahim Rakhman.

Advertisements

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.

XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

Thoughts on C&C hardware modularity. Concept Master and Slave will be proper AMC AMC boards will be fairly smart: Micro-controller Small FPGA? –So no.

XFEL Meeting, DESY 5 May 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

MP200 Presentation MICRO-BIT TECHNOLOGY, INC..

FF - TB May 10th, L1 L0 FANOUT LOGIC ALICE general Trigger layout FEE LTU CTP L0 BUSY FEE L1 TTC vi VME BUS L2a, L2r L0 TTC ex CH A CH B L2a, L2r.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.

Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.

Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.

New product introduction:

SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

XFEL In-kind Review Committee Meeting, 11 May 2009 Parliament British Museum XFEL clock and control system In kind contribution proposal Development and.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

Zentralinstitut für Elektronik Status of the MicroTCA TDC developments at FZ Jülich H. Kleines, M. Drochner, A. Ackens, P. Wüstner, P. Kämmerling, W.Erven.

FONT4 Status Report Glenn Christian John Adams Institute, Oxford for FONT collaboration.

The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

ATLAS calorimeter and topological trigger upgrades for Phase 1

E. Hazen - Back-End Report

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

CMS EMU TRIGGER ELECTRONICS

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

Presentation transcript:

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing

2 02 July 2009C+C μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout FEE 5MHz Clock Trigger + Telegram ID Bunch Veto 4 FEE 4 C+C Fanout Slave XFEL Timing Interface Other 1-20MHz? Clock Trig/Data Overview MINIMUM FANOUT REQUIREMENTS : 16 + Fanouts, expandable 3x Outputs ( diff. LVDS, STP/UTP ) 1x Input ( single line, level only )

3 02 July 2009C+C Issues from last meeting 5 MHz TR clock stability / glitches ( we understand from Peter G. that this issue has now been sorted out…. ) 5 MHz clock from TR ( not 100 MHz ) Fast Bunch Veto ( Bunch Reject ) timing to be selectable as to allow use for the last-but-one bunch ( 400nsec ) or for the last one ( 200nsec )

4 02 July 2009C+C Conceptual Design -1- Master and Slave will be proper AMC / uTCA cards => i.e.. boards will be fairly smart : Micro-controller Small FPGA (?) => so no need for custom backplane, as all boards will have communication built-in => Individual Fanout-to-Master status feedback links via backplane TCP/IP Separate uTCA Slave is a bit of a waste of all this => maybe something more modular – – Generic baseboard with plugging – – Master = 1x fanout + 1x TR / beam interfaces plug-in – – Slave = 2x fanout

5 02 July 2009C+C TCP/ IP Local AMC Control Fanout 8 Plug-in From C&C Master To FEE FPGA Master Plug-in TR / Machine etc. Signals in Outputs to Fanouts PLL etc a) Vertical Plugging (double stack conn.)

6 02 July 2009C+C b) Layered plugging (single stack conn.) TCP/ IP Local AMC Control Fanout 8 Plug-in From TR or from C&C Master To FEE FPGA Master Plug-in PLL etc Outputs to Fanouts

7 02 July 2009C+C More Thoughts… Multiple plug-ins nice as all fanouts are equal (delays etc.) BUT a C&C baseboard with 8x fanout integrated has other advantages: – –Basic unit of the C&C system is one board – –Cheaper Could make the same PCB but load only the parts required … – –Larger FPGA ( with more logic / IO ) on Master (?)

8 02 July 2009C+C Fanout 8 TCP/ IP Local AMC Control To FEE FPGA TR / Machine etc. Signals or inputs from C&C Master Outputs to Fanouts c) Single integrated card Master PLL etc

9 02 July 2009C+C Modular Jacks 2x4 OFFSET STACKED W/GROUND CLIP Tyco Electronics / AMP Part No: /2/3 Modular Jacks 2x4 OFFSET STACKED W/GROUND CLIP SAMPLES AVAILABLE

10 02 July 2009C+C Stacked RJ45 Modular Jacks for AdvancedTCA Tyco Electronics Stacked RJ45 Modular Jacks for AdvancedTCA Tyco Electronics has released new stacked RJ45 modular jacks designed to meet both AdvancedTCA and AMC standards. The offset has been designed to fit the faceplate and board layout in AdvancedTCA and full size AMC modules, while providing the port density of the stacked configuration These jacks are shielded and include panel ground springs for EMI containment. Offset designed to meet both ATCA and AMC standards Category 5 performance Press-fit termination to the board Available in 2x1, 2x4, 2x6, and 2x8 configurations Available with various LED options SAMPLES ARE NOW AVAILABLE !!!SAMPLES ARE NOW AVAILABLE !!!

11 02 July 2009C+C Further issues Isolation between C&C and Front-end - should all signals be isolated at receivers ? Proposal: ANALOG DEVICES Standard Digital Isolators : - available up to 100 MHZ ( at 3V3 ) or 150 MHz ( at 5V ) maximum rate, 1-channel, 8-pin SOIC - ADUM1100BR - ADUM3100BRZ ( increased ESD/latch-up protection )

12 02 July 2009C+C End…..