EEL-3705 TPS QUIZZES. Quiz 2-1 Use a Venn Diagram to show.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Boolean Algebra and Logic Gates
Introduction to Logic Circuits
SOP and POS Forms Notation.
Logical Systems Synthesis.
Chapter 2 Logic Circuits.
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2 Dr. Costas Kyriacou and Dr. Konstantinos.
Boolean Algebra and Logic Gates1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CSCE 211: Digital Logic Design
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
AOI Logic Implementation
Chapter 2: Boolean Algebra and Logic Functions
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
Chapter 2 Combinational Systems And / Or / Not. TRIAD PRINCIPLE: Combinational is about And / Or / Not combinations As well as equivalent functions. It.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
DeMorgan Theorem, Computer Simulation Exercises
Digital Electronics Lecture 4 Simplification using Boolean Algebra, Combinational Logic Circuit Design.
AOI Logic Implementation
Circuit Simplification Truth Table  Minimized Logic Gates.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
EEL-3705 TPS QUIZZES Chapters 6,7,8. Quiz 1 Quiz Design a FSM which implements the state equations given below.
Department of Computer Engineering. 2 Engr Ahmad Bilal M IN AND MAX Term Khabi Gharoor Nahi Kiya.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
CHAPTER 1 SETS, FUNCTIONs, ELEMENTARY LOGIC & BOOLEAN ALGEBRAs
Module –I Switching Function
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
1/16/ CSEE, UQ Lecture 3 Hardware Description Methods, Review of Switching Algebra.
Designing Combinational Logic Circuits
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Figure 2.1. A binary switch. x1=x0= (a) Two states of a switch S x (b) Symbol for a switch.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Eng. Mai Z. Alyazji October, 2016
Logic Gates and Boolean Algebra
Combinational Logic Circuits
ECE 2110: Introduction to Digital Systems
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture)
CS 105 Digital Logic Design
ECE 3110: Introduction to Digital Systems
Combinational Circuit Design
Princess Sumaya University
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Computer Architecture CST 250
ECE 331 – Digital System Design
CSE 140 : Components and Design Techniques for Digital Systems
Boolean Algebra.
Lecture 4 Sums of Product Circuits Simplification
Chapter 2 Introduction to Logic Circuits
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

EEL-3705 TPS QUIZZES

Quiz 2-1

Use a Venn Diagram to show

Quiz 2-2

Prove the following using a Venn Diagram

OR

Quiz 2-3

Use a Venn Diagram to find

Use a Venn Diagram to show

Quiz 2-4

Problem Use a Venn Diagram to show Given Hint: Draw

Solution

Quiz 2-5

Prove the following using Switching Algebra

Quiz 2-6

Problem Given Use Demorgan’s Thm to find

Solution Find Use DeMorgan’s Theorem

Quiz 2-7

Problem Given Use Demorgan’s Thm to find:

Solution Given Find

Quiz 2-8

Use a Venn Diagram to show

Quiz 2-9

Problem Use a Truth Table to evaluate

Solution ABCF

Quiz 2-10

Problem Use a Truth Table to evaluate

Solution ABCF

Quiz 2-11

Problem Expand the following function represent F in truth table form

Solution

ABCF

Quiz 2-12

Problem Expand the following function represent F in truth table form

Solution

ABCF

Quiz 2-13

Problem Expand F into SOP canonical form Re-write F using the minterms notation and in a truth table.

Solution Expand F into SOP canonical form

Solution Rewrite using minterms ABCF

Quiz 2-14

Problem Expand F into POS canonical form Re-write F using only Maxterms notation and in a truth table

Solution Expand F into POS canonical form

Solution Re-write F using Maxterms and TT ABCF

Quiz 2-15

Problem Simplify F and express using SOP minterms and in a truth table

Solution Simplify F and express using SOP minterms and in a truth table

Solution Simplify F and express using SOP minterms

Solution Simplify F and express using SOP minterms

Solution ABCF

Quiz 2-16

Problem Complete the 2-input Truth Table for the following Basic Logic Gates

Solution Complete the 2-input Truth Table for the following Basic Logic Gates ABY Truth Table ABY

Quiz 2-17

Problem Given Use Demorgan’s Thm to show:

Solution 0 0

Quiz 2-18

Problem Given inputs a,b, and c, and using AND, OR, and NOT gates, Design a digital logic circuit that implements How many gates are needed for your design?

Solution

Quiz 2-19

Problem Given inputs a,b, and c, and using only NAND gates, Design a digital logic circuit that implements How many gates are needed for your design?

Solution OR AND NOT

Solution

Quiz 2-20

Problem Show that this circuit implements the expression

Solution P1

Solution ABCF*=(ab)’F=(F*c)’ab+c’

Quiz 2-21

Problem Find a simplified logic expression and network for this logic circuit? Use a truth table to verify your results

Solution P2 P3 P1

Solution

Verification ABCP2P3FoFs

Quiz 2-22

Problem Find a simplified logic expression and network for this logic circuit? Use a truth table to verify your results

Solution P2 P3 P1 P4

Solution P2 P3 P1 P4

Solution

Verification ABCP3P4FoFs

Solution

Quiz 2-22

Problem Design a circuit which implements the function y=2x+1. Let x be an unsigned 2- bit input vector. How many bits are needed to represent Y? Use a truth table to represent y. Design a logic circuit to implement the simplified logic expression for y.

Solution X1X0XY Let’s “precompute” Y. y=2x+1

Solution Bits needed for Y Ylow = 1 Yhigh = 7 Since Y is positive, we can use an unsigned binary number for Y. We need n = log 2 (Yhigh+1) = log2(8) = 3 bits to represent Y

Solution X1X0XYY2Y1Y Use a three bit unsigned output vector for y. By Inspection:

Solution Circuit Simulation

Quiz 2-23

Problem Design a circuit which implements the function y=2x-1. Let x be an unsigned 2- bit input vector. How bits are needed to represent Y? Use a truth table to represent y. Design a logic circuit to implement the simplified logic expression for y.

Solution X1X0XY Let’s “precompute” Y. y=2x-1

Solution Bits needed for Y Ylow = -1 Yhigh = 5 Since Y is negative, we will must use a signed binary number for Y. We need n = 1+log 2 (max(abs(Yhigh),abs(Ylow))+1) = 1+log2(max(5,1)+1)=1+log2(6)=3.58 = 4 bits to represent Y Need the largest in magnitude

Solution X1X0YY3Y2Y1Y Use a four bit signed output vector for y. By Inspection:

Solution Circuit Simulation

Quiz 2-24

Problem Design a circuit which implements the function y=2x-1. Let x be a signed 2-bit input vector. What is the range of y? Use a truth table to represent y. Design a logic circuit to implement the simplified logic expression for y.

Solution X1X0XY Let’s “precompute” Y. y=2x-1

Solution Bits needed for Y Ylow = -5 Yhigh = 1 Since Y is negative, we will must use a signed binary number for Y. We need 1+ log 2 (max(abs(Yhigh),abs(Ylow))+1) = 1+log2(6)=3.58 = 4 bits to represent Y Need the largest in magnitude

Solution X1X0XYY3Y2Y1Y Use a three bit unsigned output vector for y. By Inspection:

Quiz 2-25

Problem Design a circuit which accepts a three bit input vector x and produces a ‘1’ if the majority of the inputs bits are a ‘1’. That is, F=1, if number of ‘1’s’ in x is greater than number of ‘0’s’ in x. Simplify the function prior to its implementation

Solution X2X1X0F Truth Table

Solution