Chapter 4 Field-Effect Transistors

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Transistors (MOSFETs)
Physical structure of a n-channel device:
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
Topic 4 Field-Effect Transistors
Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.
1 ELEC 422 Applied Integrated Circuit Design Section 2: MOS Fundamentals Chuping Liu [Adapted from Rabaey’s Digital Integrated Circuits, ©2003, J. Rabaey.
Chapter 6 The Field Effect Transistor
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
CMOS Digital Integrated Circuits
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
Microelectronics Circuit Analysis and Design Donald A. Neamen
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Metal-Oxide- Semiconductor (MOS) Field-Effect Transistors (MOSFETs)
Metal-Oxide-Semiconductor Field Effect Transistors
Transistors (MOSFETs)
Lecture 19 OUTLINE The MOSFET: Structure and operation
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE 466: VLSI Design Lecture 03.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Chapter 4 Field-Effect Transistors
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
DMT121 – ELECTRONIC DEVICES
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Chapter 4 Field-Effect Transistors
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
Chapter 2 MOS Transistors. 2.2 STRUCTURE AND OPERATION OF THE MOS TRANSISTOR.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Structure and Operation of MOS Transistor
1 Basic MOS Device Physics. 2 Concepts understanding of semiconductor devices is essential in analog IC design  Performance affected by second order.
CMOS VLSI Design CMOS Transistor Theory
1 Figure 4.10 (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish.
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
Transistors (MOSFETs)
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
ECE 333 Linear Electronics
course Name: Semiconductors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Intro to Semiconductors and p-n junction devices
Chapter 4 Field-Effect Transistors
Presentation transcript:

Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock Microelectronic Circuit Design McGraw-Hill

MOS Capacitor Structure First electrode- Gate: Consists of low-resistivity material such as metal or polycrystalline silicon Second electrode- Substrate or Body: n- or p-type semiconductor Dielectric-Silicon dioxide:stable high-quality electrical insulator between gate and substrate. Microelectronic Circuit Design McGraw-Hill

Substrate Conditions for Different Biases Accumulation Depletion Accumulation VG<<VTN Depletion VG<VTN Inversion VG>VTN Inversion Microelectronic Circuit Design McGraw-Hill

Microelectronic Circuit Design Low-frequency C-V Characteristics for MOS Capacitor on P-type Substrate MOS capacitance is non-linear function of voltage. Total capacitance in any region dictated by the separation between capacitor plates. Total capacitance modeled as series combination of fixed oxide capacitance and voltage-dependent depletion layer capacitance. Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Structure 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B). Source and drain regions form pn junctions with substrate. vSB, vDS and vGS always positive during normal operation. vSB always < vDS and vGS to reverse bias pn junctions Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Qualitative I-V Behavior VGS<<VTN : Only small leakage current flows. VGS<VTN: Depletion region formed under gate merges with source and drain depletion regions. No current flows between source and drain. VGS>VTN: Channel formed between source and drain. If vDS>0,, finite iD flows from drain to source. iB=0 and iG=0. Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Triode Region Characteristics for where, Kn= Kn’W/L Kn’=mnCox’’ (A/V2) Cox’’=ox/Tox  ox=oxide permittivity (F/cm) Tox=oxide thickness (cm) Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Triode Region Characteristics (contd.) Output characteristics appear to be linear. FET behaves like a gate-source voltage-controlled resistor between source and drain with Microelectronic Circuit Design McGraw-Hill

MOSFET as Voltage-Controlled Resistor Example 1: Voltage-Controlled Attenuator If Kn=500mA/V2, VTN=1V, R=2k and VGG=1.5V, then, To maintain triode region operation, or or Microelectronic Circuit Design McGraw-Hill

MOSFET as Voltage-Controlled Resistor (contd.) Example 2: Voltage-Controlled High-Pass Filter Voltage Transfer function, where, cut-off frequency If Kn=500mA/V2, VTN=1V, C=0.02mF and VGG=1.5V, then, To maintain triode region operation, Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Saturation Region If vDS increases above triode region limit, channel region disappears, also said to be pinched-off. Current saturates at constant value, independent of vDS. Saturation region operation mostly used for analog amplification. Microelectronic Circuit Design McGraw-Hill

NMOS Transistor: Saturation Region (contd.) for is also called saturation or pinch-off voltage Microelectronic Circuit Design McGraw-Hill

Transconductance of a MOS Device Transconductance relates the change in drain current to a change in gate-source voltage Taking the derivative of the expression for the drain current in saturation region, Microelectronic Circuit Design McGraw-Hill

Channel-Length Modulation As vDS increases above vDSAT, length of depleted channel beyond pinch-off point, DL, increases and actual L decreases. iD increases slightly with vDS instead of being constant. l= channel length modulation parameter Microelectronic Circuit Design McGraw-Hill

Depletion-Mode MOSFETS NMOS transistors with Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel Non-zero drain current for vGS=0, negative vGS required to turn device off. Microelectronic Circuit Design McGraw-Hill

Transfer Characteristics of MOSFETS Plots drain current versus gate-source voltage for a fixed drain-source voltage Microelectronic Circuit Design McGraw-Hill

Body Effect or Substrate Sensitivity Non-zero vSB changes threshold voltage, causing substrate sensitivity modeled by where VTO= zero substrate bias for VTN (V) g= body-effect parameter ( ) 2FF= surface potential parameter (V) Microelectronic Circuit Design McGraw-Hill