DC MOTOR LAKSHMI.B.E.. DC MOTOR WORKING LAKSHMI.B.E.

Slides:

Advertisements

Similar presentations

ECE 353 Introduction to Microprocessor Systems

Advertisements

VHDL 8 Practical example

Chapter 5 Internal Memory

Computer Organization and Architecture

Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.

+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.

Microprocessor System Design. Outline Address decoding Chip select Memory configurations.

1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.

Engineering 4862 Microprocessors Lecture 24

Interfacing ADC to 8051.

Interfacing of 8051 UNIT 4.

Introduction to Chapter 12

EECC341 - Shaaban #1 Lec # 19 Winter Read Only Memory (ROM) –Structure of diode ROM –Types of ROMs. –ROM with 2-Dimensional Decoding. –Using.

Chapter 10. Memory, CPLDs, and FPGAs

Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Chapter 5 Internal Memory

Memory Devices Wen-Hung Liao, Ph.D..

I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen

Sec (1.2): Main memory. Memory: Stores data and instructions in the beginning, intermediate and final stages of the processing.

1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.

Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.

Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012

kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.

Memory and Storage - Sheetal Gosrani. Overview Memory Hierarchy RAM Memory Chip Organization ROM Flash Memory.

1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.

Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.

8051 INTERFACING TO EXTERNAL MEMORY

DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.

Chapter 4 ระบบหน่วยความจำ The Memory System

Minimum Systems and the PIC 16F84A Chapter Two Dr. Gheith Abandah1.

Memory Hierarchy.

Faculty of Information Technology Department of Computer Science Computer Organization and Assembly Language Chapter 5 Internal Memory.

Memory and Programmable Logic

Engineering 4862 Microprocessors Lecture 27 Cheng Li EN-4012

1 Microprocessor-based systems Course 6 Memory design.

Minimum System Requirements Clock Generator Memory Interfacing.

Memory Organization and Interfacing CSE 2312 Maher Al-Khaiyat.

Digital Design: Principles and Practices

8279 KEYBOARD AND DISPLAY INTERFACING

INTRODUCTION  Major advantage of digital over analog is the ability to easily store large quantities of digital information and data.  Memory – store.

CBC BODY COMPUTERS CHAPTER 12. CBC OBJECTIVES H ANALOG AND DIGITAL VOLTAGE SIGNALS H COMPUTER COMMUNICATION H COMPUTER MEMORY H INPUTS H OUTPUTS H MULTIPLEXING.

Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.

MCS51 - lecture 6. Lecture 6 1/32 Extending MCS51 system Built-in peripherals MCS51 family.

Computer Architecture Lecture 24 Fasih ur Rehman.

8279 KEYBOARD AND DISPLAY INTERFACING

ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 8.

Embedded Systems Design 1 Lecture Set C Interfacing the MCS-51 to: –D/A Converter –A/D Converter.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Computer Architecture Chapter (5): Internal Memory

AHMEDABAD INSTITUTE OF TECHNOLOGY

Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.

Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.

8253 / 8254 Timer A.k.a. PIT (programmable Interval Timer), used to bring down the frequency to the desired level Three counters inside 8253/8254. Each.

Recap DRAM Read Cycle DRAM Write Cycle FAST Page Access Mode

Internal Memory.

Memory Units Memories store data in units from one to eight bits. The most common unit is the byte, which by definition is 8 bits. Computer memories are.

Electronics Technology

Chapter 11 Sequential Circuits.

Subject Name: Embedded system Design Subject Code: 10EC74

Programmable Interval timer 8253 / 8254

Semiconductor Memories

TOPIC : Memory Classification

Introduction to Computing Chapter 0

Programmable Interval timer 8253 / 8254

MICROPROCESSOR MEMORY ORGANIZATION

PROCESSORS & CONTROLLERS

Presentation transcript:

DC MOTOR LAKSHMI.B.E.

DC MOTOR WORKING LAKSHMI.B.E.

H BRIDGE DC MOTOR LAKSHMI.B.E.

MOTOR OPERATION SW1SW2SW3SW4 OFFOPEN CLOCKWISECLOSEDOPENCLOSEDOPEN ANTICLOCK WISE OPENCLOSEDOPENCLOSED INVALIDCLOSED LAKSHMI.B.E.

INTERFACING WITH DC MOTOR LAKSHMI.B.E.

OPERATION: TRANSLATE ELECTRIC ENERGY  MECHANICAL MOVEMENT + TO – LEADS PRODUCE THE MOTOR CLOCKWISE REVERSE POLARITY MOTOR REVERSES LOAD VOLTAGE SPEED IS REPRESENTED BY RPM LAKSHMI.B.E.

USING L293,RUN A DC MOTOR, SWITCH P2.0 IF SW=0,ROTATE CLOCK,SW=1, ROT ANTICLOCK ORG 0H MAIN: SETB P1.0 ; ENABLE JNB P2.0,CLOCK ;CHECK THE CLOCK CLR P1.1;INPUT 1 ;COUNTER CLOCKWISE SETB P1.2;INPUT2 ; CLOCK: SETB P1.1;INPUT 1 ; CLOCKWISE CLR P1.2;INPUT2 SJMP MAIN END LAKSHMI.B.E.

DS 12887: LAKSHMI.B.E.

DS 12887: LAKSHMI.B.E.

DS 12887: LAKSHMI.B.E.

PIN DIAGRAM FOR DS LAKSHMI.B.E.

Memory: 128 bytes of non volatile ram 14 bytes of RAM,for clock,calender and control register 114 bytes of NV-RAM LAKSHMI.B.E.

AS: ADDRESS STROBE is an input pin,on the falling edge it will cause the address to be latched MOT: DS: MOT is connected to ground MOT=GND DATA STROBE DS=READ DS is connected to RD of 8051 LAKSHMI.B.E.

R/W:input pin.MOT=GNDWrite signal CS: IRQ: Active low signal To access read and write It only access external vge>4.25v Output pin Active low pin It is in “B”register LAKSHMI.B.E.

SQW: RESET: Output pin.it produce 15 different square wave Pin 18 is reset.It is an input. Active low pin LAKSHMI.B.E.

Setting the time(16:15:50 pm) MOV R0,# 10;ADDR OR ’A’ REGISTER MOV A,#20H ; D6-D4 010 OSC SEND IT TO REG MOV R0,#11; REG B MOV A,#83H; BCD 24 HRS,DAYLIGHT MOV MOV R0,#0; SECONDS AT ADDR 0 MOV A,#50H; SECONDS=50 SET SECONDS MOV R0,#02; MOV R0,#15H; MOV R0,#04; MOV R0,#16H LAKSHMI.B.E.

ROM Non-volatile Data Mask ROM Data written during chip fabrication PROM Fuse ROM: Non-rewritable EPROM:Erase data by UV rays EEPROM: Erase and write through electrical means Speed 2-3 times slower than RAM Upper limit on write operations Flash Memory – High density, Low Cost LAKSHMI.B.E.

ROM: MEMO RY IC NO.CAPACI TY ORG.PINSADDRESS LINES DATA LINES UV EPROM K 32K 64K 2K×8 4K×8 8K× (2K=2 10 ×2 1 ) 12(4K=2 10 ×2 2 ) 13(8K=2 10 ×2 3 ) EEPROM K2K×8 MEMO RY IC NO.CAPACI TY ORG.PINSADDRESS LINES DATA LINES UV EPROM K 32K 64K 2K×8 4K×8 8K× (2K=2 10 ×2 1 ) 12(4K=2 10 ×2 2 ) 13(8K=2 10 ×2 3 ) EEPROM K 2K×8 2411(2K=2 10 ×2 1 )8 FLASH 28F K 128K×8 3217(128K=2 10 × 2 7 ) 8 LAKSHMI.B.E.

RAM Random write and read operation for any cell Volatile data Most of computer memory DRAM Low Cost High Density Medium Speed SRAM High Speed Ease of use Medium Cost LAKSHMI.B.E.

RAM: MEMO RY IC NO:CAPACI TY ORG.PINSADDRES S LINES DATA LINES SRAM 6264P64K8K× NV RAM DS 1220Y K2K× DRAM K256K× LAKSHMI.B.E.

ADC : ADC is widely used for data acquisition Digital computers are digital but physical world is analog(continuous) TRANSDUCER: Physical quantity is converted to electrical quantity Ex: load cell, strain gauge To translate this analog to digital converter is used. LAKSHMI.B.E.

Step size: The smallest change that can discerned by adc. Conversion time: The time takes to convert analog to digital LAKSHMI.B.E.

CS:Active low input RD: WR:START CONVERSION) Input signal Active low signal Analog  digital When CS=0 is applied to RD pin RD  OE Active low signal Analog  digital When CS=0 is applied to WR pin LAKSHMI.B.E.

CLK IN CLK R Input signal External clock is used for timing For internal clock generator CLK IN and CLK R are connected together to a capacitor and resistor LAKSHMI.B.E.

Vcc:+5v power supply Vin(+) and Vin(-): INTR: They are differential anlog inputs Vin=Vin(+) -Vin(-) Output pin Active low It is normally high,When conversion is finished,it goes to low to CPU LAKSHMI.B.E.

D0 to D7:DIGITAL DATA OUTPUT PARALLEL ADC.Dout= Vin step size Vref/2Vin(v)Number of steps(2^n) Step size(mv) Not connected0 t052^8=2565/256= t0 42^8=2564/255= t032^8=2563/256= t ^8= /256=10 LAKSHMI.B.E.

RD BIT P3.7 WR BIT P3.6 INTR BIT P3.2;END OF CONVERSION ;DISPLAY MOV P1,#0FFH SETB INTR AGAIN: CLR WR SETB WR HERE:JB INTR,HERE CLR RD MOV P1,#55H SETB RD SJMP AGAIN LAKSHMI.B.E.