236601 - Coding and Algorithms for Memories Lecture 9 1.

Slides:



Advertisements
Similar presentations
Circuit Modeling of Non-volatile Memory Devices
Advertisements

Memristive Systems Analysis of 3-Terminal Devices Blaise Mouttet ICECS 2010 December Athens, Greece.
CS 473Lecture 131 CS473-Algorithms I Lecture 13-A Graphs.
Kick-off Meeting, July 28, 2008 ONR MURI: NexGeNetSci Distributed Coordination, Consensus, and Coverage in Networked Dynamic Systems Ali Jadbabaie Electrical.
The Performance of Polar Codes for Multi-level Flash Memories
Arrays.
Arrays. 1D Array Representation In C 1-dimensional array x = [a, b, c, d] map into contiguous memory locations Memory abcd start location(x[i]) = start.
Noga Alon Institute for Advanced Study and Tel Aviv University
Ugo Montanari On the optimal approximation of descrete functions with low- dimentional tables.
Lecture 131 Maximum Power Transfer (4.4) Prof. Phillips February 28, 2003.
Lecture 12: DRAM Basics Today: DRAM terminology and basics, energy innovations.
Computing Sketches of Matrices Efficiently & (Privacy Preserving) Data Mining Petros Drineas Rensselaer Polytechnic Institute (joint.
Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,
Spatial Indexing I Point Access Methods. Spatial Indexing Point Access Methods (PAMs) vs Spatial Access Methods (SAMs) PAM: index only point data Hierarchical.
Spatial Indexing I Point Access Methods. Spatial Indexing Point Access Methods (PAMs) vs Spatial Access Methods (SAMs) PAM: index only point data Hierarchical.
Important Problem Types and Fundamental Data Structures
Graph Algorithms Using Depth First Search Prepared by John Reif, Ph.D. Distinguished Professor of Computer Science Duke University Analysis of Algorithms.
Equivalence Relations MSU CSE 260. Outline Introduction Equivalence Relations –Definition, Examples Equivalence Classes –Definition Equivalence Classes.
GRAPH Learning Outcomes Students should be able to:
Memristor – The Fourth Fundamental Circuit Element
Series & Parallel Circuits
Solving Scalar Linear Systems Iterative approach Lecture 15 MA/CS 471 Fall 2003.
C&O 355 Mathematical Programming Fall 2010 Lecture 4 N. Harvey TexPoint fonts used in EMF. Read the TexPoint manual before you delete this box.: A A A.
Chapter 4 Relations and Digraphs
1 Edge-bipancyclicity of star graphs under edge-fault tolerant Applied Mathematics and Computation, Volume 183, Issue 2, 15 December 2006, Pages
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.
Coding and Algorithms for Memories Lecture 8 1.
Designing a Fast and Reliable Memory with Memristor Technology
DC Circuits. EMF and Terminal Voltage Electric circuit needs a battery or generator to produce current – these are called sources of emf. Battery is a.
Asymptotic Enumeration of Binary Matrices with Bounded Row and Column Weights Farzad Parvaresh HP Labs, Palo Alto Joint work with Erik Ordentlich and Ron.
1 CS104 : Discrete Structures Chapter V Graph Theory.
Contents:  Introduction  what do you mean by memristor.  Need for memristor.  The types of memristor.  Characteristics of memristor.  The working.
1 Closures of Relations: Transitive Closure and Partitions Sections 8.4 and 8.5.
Discrete Mathematics and Its Applications Sixth Edition By Kenneth Rosen Chapter 8 Relations 歐亞書局.
Week 11 - Monday.  What did we talk about last time?  Binomial theorem and Pascal's triangle  Conditional probability  Bayes’ theorem.
Routine Performed for Each Origin Cell There is another set of loops that cycle through Origin Cells once the D8 Neighbor procedure completes.
In-memory Accelerators with Memristors Yuval Cassuto Koby Crammer Avinoam Kolodny Technion – EE ICRI-CI Retreat May 8, 2013 PU MEM NVM.
Chapter 19 Review Current and Resistance. 1. A current of 2 amps flows for 30 seconds. How much charge is transferred?
Chapter 5: Permutation Groups  Definitions and Notations  Cycle Notation  Properties of Permutations.
Aim of neuromorphic engineering: o Design and construct physical models of biological neural networks that replicate:  robust computation  adaptability.
Washington State University
Stream Monitoring under the Time Warping Distance Yasushi Sakurai (NTT Cyber Space Labs) Christos Faloutsos (Carnegie Mellon Univ.) Masashi Yamamuro (NTT.
Biclustering of Expression Data by Yizong Cheng and Geoge M. Church Presented by Bojun Yan March 25, 2004.
4. Relations and Digraphs Binary Relation Geometric and Algebraic Representation Method Properties Equivalence Relations Operations.
GRAPHS. Graph Graph terminology: vertex, edge, adjacent, incident, degree, cycle, path, connected component, spanning tree Types of graphs: undirected,
Coding and Algorithms for Memories Lecture 7 1.
8.5 Equivalence Relations
33 rd IEEE International Conference on Computer Design ICCD rd IEEE International Conference on Computer Design ICCD 2015 Improving Memristor Memory.
Coding and Algorithms for Memories Lecture 7 1.
Compression for Fixed-Width Memories Ori Rottenstriech, Amit Berman, Yuval Cassuto and Isaac Keslassy Technion, Israel.
Coding and Algorithms for Memories Lecture 8 1.
MEMRISTOR The Fourth Fundamental Circuit Element.
Chap 7 Graph Def 1: Simple graph G=(V,E) V : nonempty set of vertices E : set of unordered pairs of distinct elements of V called edges Def 2: Multigraph.
1 GRAPH Learning Outcomes Students should be able to: Explain basic terminology of a graph Identify Euler and Hamiltonian cycle Represent graphs using.
1 Code design: Computer search Low rate: Represent code by its generator matrix Find one representative for each equivalence class of codes Permutation.
“It is impossible to define every concept.” For example a “set” can not be defined. But Here are a list of things we shall simply assume about sets. A.
Arrays. 1D Array Representation In C++ 1-dimensional array x = [a, b, c, d] map into contiguous memory locations Memory abcd start location(x[i]) = start.
MEMRISTOR PRESENTED BY Varun Thomas S7 R No 39.
Fast Hamiltonicity Checking via Bases of Perfect Matchings
PRESENTED BY SAI KRISHNA.R (2-1) NRIIT TEJASWI.K(2-1)
Spatial Indexing I Point Access Methods.
Coding and Algorithms for Memories Lecture 8
PRESENTED BY ARUNBOSE db college
Optimal Conflict-avoiding Codes of Odd Length Weight Three
Algorithms (2IL15) – Lecture 7
Arrays.
Arrays.
Richard Anderson Lecture 5 Graph Theory
Kramer’s (a.k.a Cramer’s) Rule
IV. Convolutional Codes
Presentation transcript:

Coding and Algorithms for Memories Lecture 9 1

Constrained Codes for Memories 2

Compare cell levels with a threshold (or a sequence of thresholds) fixed threshol d Read Cycle of Flash Memories

Charge Leakage  voltage drift in one direction Fixed threshold vs dynamic threshold Dynamic reading thresholds reduces the BER A balanced vector satisfies #0’s = #1’s Balanced Codes: Motivation 4

In writing, half of cells store 0 and the other half store 1 In reading, the n/2 cells with lower voltages are read as 0 The other n/2 cells with higher voltages are read as 1 Relative ranking is most likely preserved 5 fixed threshol d

In writing, half of cells store 0 and the other half store 1 In reading, the n/2 cells with lower voltages are read as 0 The other n/2 cells with higher voltages are read as 1 Relative ranking is most likely preserved Balanced Codes: Motivation fixed fixed threshol d

In writing, half of cells store 0 and the other half store 1 In reading, the n/2 cells with lower voltages are read as 0 The other n/2 cells with higher voltages are read as 1 Relative ranking is most likely preserved Balanced Codes: Motivation dynamic threshold fixed dynamic fixed threshol d

Balanced Codes: Problems Problems: 1.How to guarantee that at most half of the cells have value 1? 2.How to guarantee that exactly half of the cells have value 3.Problem 1 for two dimensional array 8

Memristors 9 L.O. Chua, “Memristor – The Missing Circuit Element,” IEEE Trans., 1971 ResistorCapacitor InductorMemristor

Practical Memristors 2008 Hewlett Packard 10 D.B. Strukov et al, “The missing memristor found,” Nature, 2008 R ON R OFF Voltage [V] Current [mA]

Crossbar Arrays 11

12 VgVg RLRL VoVo c ij c ij =0  high resistance  low current sensed c ij =1  low resistance  high current sensed

13 VgVg RLRL VoVo 0 c ij =0  high resistance  low current sensed c ij =1  low resistance  high current sensed Desired Path Sneak Path 1

An array A has a sneak path of length 2k+1 affecting the (i,j) cell if – a ij =0 a – There exist r 1,…,r k and c 1,…c k such that a ic 1 = a r 1 c 1 = a r 1 c 2 = ⋯ = a r k c k = a r k j = 1 a An array A satisfies the sneak-path constraint if it has no sneak paths and then is called a sneak-path free array

Characterization of Sneak Paths An array A has an isolated zero-rectangle if it contains a rectangle with exactly a single zero An array satisfies the isolated zero-rectangle constraint if it has no isolated zero-rectangles and is called an isolated zero-rectangle free array Theorem: The sneak path constraint and the isolated zero-rectangle constraint are equivalent

Characterization of Sneak Paths An array A has an isolated zero-rectangle if there is a rectangle with exactly a single zero An array satisfies the isolated zero-rectangle constraint if it has no isolated zero-rectangles and is called an isolated zero-rectangle free array Theorem: The sneak path constraint and the isolated zero-rectangle constraint are equivalent Lemma: An array is an isolated zero-rectangle free array iff the 1s in every two rows either completely overlap or are disjoint

Characterization of Sneak Paths Theorem: The sneak path constraint and the isolated zero-rectangle constraint are equivalent Lemma: An array is an isolated zero-rectangle free array iff the 1s in every two rows either completely overlap or are disjoint

Number of Sneak Paths Arrays N(m,n) = number of m ⅹ n isolated 0-rectangle free arrays Lemma 1: Lemma 2: S(k,l) = number of ways to partition k elements into l nonempty subsets aka the Strirling number of second kind 18

Number of Sneak Paths Arrays N(m,n) = number of m ⅹ n isolated 0-rectangle free arrays Lemma 1: Lemma 2: N(m,n) ≈ (m+n)log(m+n) 19