IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.

Slides:

Advertisements

Similar presentations

Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.

Advertisements

Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.

IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.

IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.

© H. Heck 2008Section 2.51 Module 2:Transmission Line Basics Topic 5: Modeling & Simulation OGI ECE564 Howard Heck.

MATLAB Applications By: Ramy Yousry.

Module 3.4: Switching Circuit Switching Packet Switching K. Salah.

1 Introducing IBIS Michael Mirmak Chair, IBIS Open Forum IEEE DASC Meeting October 6, 2011.

ARISTOTELION UNIVERSITY OF THESSALONIKI SCHOOL OF TECHNOLOGY FACULTY OF RURAL AND SURVEYING ENGINEERING DEPARTMENT OF TRANSPORTATION AND HYDRAULIC ENGINEERING.

Split, 12 December 2005 University of Zagreb Slide 1 Chip level EMC measurements and simulations “Impact of Communications Technology to EMC“, COST 286.

1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.

IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.

AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.

01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Exercise 2 The Motherboard

Internal usage only Nestle Chembong – IND780 Q.i System Overview.

11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect.

Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®

© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.

Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.

Architecture Examples And Hierarchy Samuel Njoroge.

Signal Integrity Software, Inc. IBIS Advanced Technology Modeling Group (IBIS-ATM) * Status Report Todd Westerhoff, SiSoft (Chief Troublemaker) DesignCon.

11/09/04 *Other brands and names are the property of their respective owners Page 1 The IBIS Specification and IEEE DASC Michael.

IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.

Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.

1 ALF IEEE kickoff meeting February 20, 2001 Prepared by Wolfgang Roethig

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

Anasim  -fp Power integrity analyzer/optimizer Bottomline Benefits  -fp  -fp Raj Nair, Anasim Corporation Anasim Q

Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,

A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller Signal Integrity Software, Inc. 6 Clock.

IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.

1 IBIS 4.1 Macromodel Library for Simulator-independent models DesignCon East 2005 Current Status - IBIS 4.1 Macro Library for Simulator Independent Modeling.

06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.

Validation of EIAJ IMIC Models Raj Raghuram Applied Simulation Technology IBIS Summit Dec. 7, 1998.

Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.

Basic VHDL RASSP Education & Facilitation Module 10 Version 2.02 Copyright  RASSP E&F All rights reserved. This information is copyrighted by.

IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.

Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.

EMD Overview Walter Katz IBIS Open Forum March 15, 2013.

10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.

IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.

IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケルマ一マクインテルコ一ポレ一ション会長，アイビス JEITA IBIS Conference March 24,

Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.

ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.

Survey of Smart Grid concepts and demonstrations Smart substation Ari Nikander.

References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.

© ABB - Page 1 IEC proven technology and innovation IEC UCA 2.0 IEC Communication concepts Data Models Ethernet Technology Process.

Computer Architecture Furkan Rabee

Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.

IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.

Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .

Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .

V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017

Package Modeling Today

General K-table Extraction Proposal Using SPICE Bob Ross, Teraspeed Labs DesignCon IBIS Summit Santa Clara, California January.

IBIS [Model Selector] Improvement Proposal

Challenges Implementing Complex Systems with FPGA Components

XC4000E Series Xilinx XC4000 Series Architecture 8/98

Recent Advancements in Circuit Simulation Technology

IBIS Specification Roadmap

DUT vs DIA Device Under Test vs Device In Action

New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps

Pin Reference Concerns Bob Ross, Teraspeed Labs

Ground Recommendations Review of Recent Discussion

IBIS 6.2 Editorial Resolutions

Presentation transcript:

IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998

IBIS Status Update l JEDEC/IBIS Meeting »New Requirements& Needs »IMIC (I/O Interface Model for Integrated Circuits) l IBIS Version 3.2 »Delay, Expected January 15, 1998 Ratification Vote »BIRD57 (for Bus Hold/Active Termination Extension) –Consideration on December 18, 1998 –ibischk3.2 parser change l DesignCon99 IBIS Summit February 1, 1999 »Accuracy Issues, Future Features, Booth

Why Consider IMIC? l Started 1996 to Enhance IBIS Version 2.1 by EIAJ I/O Project Modeling Group l Targeted to Future Needs, Protect Process, Expand to New Device Architectures l Mixture of IBIS and SPICE l IBIS/EIAJ Meetings/Presentations 2/97, 6/97, 1/98, 6/98, 10/98 l London IEC Meeting - Why IBIS & IMIC? l POSSIBLE SOLUTIONS TO IBIS LIMITATIONS

Brief IMIC Overview l EIAJ Slides From Older Presentations (separate package) »Standard: l EIAJ Overview »Level 1: Signal Integrity »Level 2: Power Integrity »Level 3: Future EMI l Scope »Module (IBIS EBD) »IC (IBIS Component & Models) »Package (IBIS Package)

Brief IMIC Overview Cont’d l Missing Information for Digital Simulators »Model Type (must derive from other information) »Specs for Thresholds, Overshoots, Timing, etc. »Some Connection Information (explicit differential pins, ground/power relations, etc.) l IMIC: IBIS, SPICE & Table SPICE »Buffer Models - Table SPICE Construction »Package/Module Models SPICE &.SUBCKT Calls »IBIS Style Shell »SPICE PWL Stimulus »TYP, SLOW, FAST Packages, Buffers, Stimulus

IBIS/IMIC Options l Merge »Complicates Well Accepted IBIS »Unacceptable Sacrifices in IBIS of IMIC »Actual Dual Support by EDA Vendors l Link »Leverage IBIS Specification & Acceptance & IMIC Package, Buffer Details »IBIS “Submodel” & Package Extension? l Be Independent »Translator Path: IMIC to IBIS

Linkage Discussions l Package Model Linkage »IMIC Spice - Provides Format Convention –Supports FAST, SLOW, TYP Packages »Standard Spice l Table Spice For Buffers »Buffers by Construction for New Features –May Be Proprietary –May Be Complicated - Behavioral Approach in IBIS Extensions May Still Be Adequate »Single Complete Model by Construction & Scaling »Accuracy Details

Discussion l Study Group Participants »Stephen Peters, Raj Raghuram, Norio Matsui, Bob Ross »Others Welcome l Issues »Complexity »Support (IC & EDA Vendors) »Simulation Speed »Accuracy »Logistics »Incompatibilities?