CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Other Gate Types Why? Gate classifications
Digital Logic Design Gate-Level Minimization
Overview Part 1 – Gate Circuits and Boolean Equations
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Overview Part 1 – Gate Circuits and Boolean Equations
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
CS 121 Digital Logic Design
Combinational Logic Circuits Chapter 2 Mano and Kime.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Chapter 2 Logic Circuits.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Module 8.  In Module 3, we have learned about Exclusive OR (XOR) gate.  Boolean Expression AB’ + A’B = Y also A  B = Y  Logic Gate  Truth table ABY.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
CHAPTER 3 Digital Logic Structures
5.8 Exclusive-OR Gates and Parity Circuits ReturnNext Exclusive-OR(XOR) Gates Exclusive-NOR(XNOR) Gates x ⊕ y=x · y+x · y x ⊙ y=x · y+x · y
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Chapter 2: Boolean Algebra and Logic Functions
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 10 – Other Gate Types.
Additional Gates BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.
NOCTI Review Lesson 4 Objectives:
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
LOGIC GATES & TRUTH TABLE – Digital Circuit 1 Choopan Rattanapoka.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition.
Digital Logic Design Week 3
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
+ CS 325: CS Hardware and Software Organization and Architecture Gates and Boolean Algebra Part 2.
Basic logic gates  AND gate:The truth table is given by A.BBA
Chapter 3 Gate-Level Minimization
COE 202: Digital Logic Design Combinational Logic Part 4
CS 1110 Digital Logic Design
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
CS 121 Digital Logic Design Gate-Level Minimization Chapter 3.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 4 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Digital Electronics Chapter 3 Gate-Level Minimization.
Chapter-3: BOOLEAN ALGEBRA & LOGIC GATES Analysis and logical design.
Logic Gates. A logic gate is an elementary building block of a digital circuit. Most logic gates have two inputs and one output. At any given moment,
CS151 Introduction to Digital Design Chapter 2: Combinational Logic Circuits 2-9 Exclusive-OR Operator and Gates 1Created by: Ms.Amany AlSaleh.
Combinational Logic: Other Gate Types
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
Combinational Logic Design
1 Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition - expression of a function.
Boolean Algebra & Logic Gates
Logic Gates and Boolean Algebra
Gate-Level Minimization
Chapter 2: Boolean Algebra and Logic Functions
Overview Part 1 – Logic Circuits and Boolean Functions
Multiplexers (Data Selectors)
CS 105 Digital Logic Design
2-6 Exclusive-OR Operator and Gates
Overview Part 1 – Gate Circuits and Boolean Equations
Princess Sumaya University
SCO I: Algebra Logică 2 Combinational Logic Circuits
King Fahd University of Petroleum and Minerals
Logic Gates.
Overview Part 3 – Additional Gates and Circuits
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Logic Gates.
Digital Logic Chapter-2
Basic Logic Operations
Presentation transcript:

CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates

CS 151 Complex Digital Logic Gates

CS 151 Exclusive OR/ Exclusive NOR The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits. The XOR function may be;  implemented directly as an electronic circuit (truly a gate) or  implemented by interconnecting other gate types (used as a convenient representation) The eXclusive NOR function is the complement of the XOR function By our definition, XOR and XNOR gates are complex gates.

CS 151 Exclusive OR/ Exclusive NOR Uses for the XOR and XNORs gate include:  Adders/subtractors/multipliers  Counters/incrementers/decrementers  Parity generators/checkers Definitions  The XOR function is:  The eXclusive NOR (XNOR) function, otherwise known as equivalence is: Strictly speaking, XOR and XNOR gates do no exist for more that two inputs. Instead, they are replaced by odd and even functions. YXYXYX  YXYXYX 

CS 151 Truth Tables for XOR/XNOR Operator Rules: XOR XNOR The XOR function means: X OR Y, but NOT BOTH Why is the XNOR function also known as the equivalence function, denoted by the operator  ? X Y X  Y X Y or X  Y (X  Y)

CS 151 XOR/XNOR (Continued) The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an odd function or modulo 2 sum (Mod 2 sum), not an XOR: The complement of the odd function is the even function. The XOR identities:  X1XX0X   1XX0XX     XYYX    ZYX)ZY(XZ ) YX(        ZYXZYXZYXZYXZYX

CS 151 Symbols For XOR and XNOR XOR symbol: XNOR symbol: Symbols exist only for two inputs

CS 151 XOR Implementations The simple SOP implementation uses the following structure: A NAND only implementation is: X Y X Y X Y X Y

CS 151 Odd and Even Functions What about the case of more than 2 variables? A  B  C = (AB’ + A’B) C’ + (AB + A’B’) C = AB’C’ + A’BC’ + ABC + A’B’C Then, F is the logical sum of the four minterms having an index with an odd number of 1’s  F is called an odd function The other four minterms not included are 000, 011, 101 and 110, they have an index with even number of 1’s  F’ is called an even function. In general, an n-variable exclusive-OR function is an odd function defined as the logical sum of the 2 n /2 minterms whose binary index have an odd number of 1’s

CS 151 Odd and Even Functions

CS 151 Example: Odd Function Implementation Design a 3-input odd function F = X  Y  Z with 2-input XOR gates Factoring, F = (X  Y)  Z The circuit: X Y Z F

CS 151 Example: Even Function Implementation Design a 4-input even function F = (W  X  Y  Z)’ with 2-input XOR and XNOR gates Factoring, F = ( (W  X)  (Y  Z) )’ The circuit: W X Y F Z

CS 151 Parity Generators and Checkers Example: n = 3. Generate even parity code words of length 4: X Y Z P P=X  Y  Z

CS 151 Parity Generators and Checkers-Cont. X Y Z E P Check even parity code words of length 4 with odd parity checker: E should indicate an error (be true) when (X,Y,Z,P) have an odd number of 1’s.  E = X  Y  Z  P Example: operation (X,Y,Z) = (0,0,1) gives (X,Y,Z,P) = (0,0,1,1) and E = 0. If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error.