Leo Greiner IPHC meeting 2008-04-031 HFT PIXEL DAQ Prototype Testing.

Slides:



Advertisements
Similar presentations
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Advertisements

STAR Pixel Detector Latch-up in Phase-1, SUZE and Mimosa22 Tests and analysis by Michal Szelezniak.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.
PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
L. Greiner1SLAC Test Beam 03/17/2011 STAR LBNL Leo Greiner, Eric Anderssen, Howard Matis, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
LBNL Michal Szelezniak, Eric Anderssen, Leo Greiner, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Chinh Vu, Howard Wieman UTA Jerry Hoffman, Jo Schambach.
PXL Electronics Status update for HFT TC meeting on May 11, 2010 at LBNL 1HFT TC 05/11/ LG.
Research and Development for the HFT at STAR Leo Greiner BNL DAC 03/15/2006.
L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR Heavy Flavor Tracker Overview With parameters pertinent to the PXL Sensor and RDO design.
Midterm Review MBS 2006 MP Electronics, Basic Concept  Two modules:  Probe module  Surface module  The surface module is replaced by the.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
L. Greiner 1HFT PXL BNL FTF– September 27, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Leo Greiner schedule Evolution of Tasks and Schedule.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL System Hardware Architecture.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
L. Greiner1IPHC-LBNL Phone Conference 05/2011 STAR IPHC-LBNL Phone Conference News and PXL sensor (Ultimate) testing at LBNL.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
1 PIXEL H. Wieman HFT CDO LBNL Feb topics  Pixel specifications and parameters  Pixel silicon  Pixel Readout uSTAR telescope tests 
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
L. Greiner1PXL Sensor and RDO review – 06/23/2010 STAR PXL Detector Sensor and RDO Review Introduction.
Michal Szelezniak – LBL-IPHC meeting – May 2007 Prototype HFT readout system Telescope prototype based on three Mimostar2 chips.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
L. Greiner 1St. Odile CMOS Workshop – September 6-9, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun,
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.
Vertex 2008 July 28–August 1, 2008, Utö Island, Sweden CMOS pixel vertex detector at STAR Michal Szelezniak on behalf of: LBNL: E. Anderssen, L. Greiner,
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
Leo Greiner IPHC beam test Beam tests at the ALS and RHIC with a Mimostar-2 telescope.
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
IPHC-LBL-BNL video conference 19 Jan 2007 HFT development MimoStar2 based telescope.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
BUILDING BLOCKS designed at IPHC in TOWER JAZZ CMOS Image Sensor 0.18 µm process Isabelle Valin on behalf of IPHC-PICSEL group.
1 PIXEL H. Wieman HFT CDO LBNL Feb topics  Pixel specifications and parameters  Pixel silicon  Pixel Readout uSTAR telescope tests 
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
The STAR Heavy Flavor Tracker PXL detector readout electronics
CALICE DAQ Developments
Update on CSC Endcap Muon Port Card
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Sheng-Li Liu, James Pinfold. University of Alberta
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing

Leo Greiner IPHC meeting Outline Review of RDO design. Motivation for system test LVDS Single Ladder Data Path test design Status and Conclusions Application to Phase-1 and Ultimate For more information, please see:

Leo Greiner IPHC meeting Phase-1 Sensor characteristics 640 x 640 array – 30 micron pixels On-chip CDS and discriminators 4 LVDS outputs / sensor column parallel– binary digital data per pixel 640 microsecond integration time 160 MHz LVDS RDO clock speed (this is configurable) The Ultimate sensor will have on chip zero-suppression and 1 output / sensor. The readout clock can be slower than the 160 MHz required for the Phase-1.

Leo Greiner IPHC meeting RDO System Design – System Blocks This is a highly parallel system – a schematic representation is shown below.

Leo Greiner IPHC meeting m – Low mass twisted pair 6 m - twisted pair RDO System Design – Physical Layout Sensors, Ladders, Carriers (interaction point) LU Protected Regulators, Mass cable termination RDO Boards DAQ PCs Magnet Pole Face (Low Rad Area) DAQ Room Power Supplies Platform 30 m 100 m - Fiber optic cables

Leo Greiner IPHC meeting Motivation for a System Prototype This is a challenging RDO design using the newest capabilities of existing FPGAs (Xilinx IODELAY Element, many i/o pins, lots of memory, etc). Validation of RDO design implemented for the full data path for a single ladder (the smallest reasonable unit) for the Phase-1 and later the Ultimate sensors. Schedule requires that we complete the RDO system design and implement for use in chip and system testing.

Leo Greiner IPHC meeting LVDS Data Path test Hardware One complete ladder path of prototype electronics. Each carrier consists of 4 parallel ladder paths.

Leo Greiner IPHC meeting Data Path LVDS Test Block Diagram 1 m 6 m

Leo Greiner IPHC meeting IODELAY Element Xilinx IO delay allows each input to be given an offset for latching data in steps of 75 ps. (at 200 MHz clock). This means that after calibration, only system jitter is a factor in latching the data. 200 MHz Data eye pattern measured at the RDO motherboard input to the FPGA (after all buffers) and triggered on the output data from the FPGA. Full width opening in system is ~ 2.3 ns.

Leo Greiner IPHC meeting Ladder Prototype 4 layer FR-4 PCB, realistic conductor geometry, 0.032” thick 48 ch LVDS buffer at low mass end, 10 LVDS 1:4 fan out chips driven in groups of 4, 3, 3 multi- drop. 150 micron signal wires 1 m long.

Leo Greiner IPHC meeting Mass Termination Board Prototype Provides LU protected power to ladder prototype. Buffered and un-buffered LVDS signal paths. Geometry fits into allowed electronics space in STAR. 50 twisted pair shielded cable 6 meters long.

Leo Greiner IPHC meeting Xilinx Virtex-5 Development Board and Prototype RDO board Xilinx FF1760 development board. RDO motherboard prototype with LVDS buffers and SIU interface.

Leo Greiner IPHC meeting What is tested? 1 full data path for a complete ladder. Multi-drop in groups on 4, 3, 3. Cross-talk through the whole system – each muti-drop group carries different random data. The signal paths on the PCBs and the cabling are as comparable as possible to the final implementation. External SIU communication software/firmware to set IODELAY for each channel. Bit error rate for different read out frequencies, paths, cables, etc.

Leo Greiner IPHC meeting Status All boards are in hand, the system is assembled and testing has begun. Initial runs looked very good – MHz with no bit errors. Currently we are seeing bit errors at a very low rate 1 in to at all frequencies from 160 to 240 MHz. Troubleshooting is underway but this will involve development of new firmware and software specifically designed for error detection and trapping at a low rate and may take some time.

Leo Greiner IPHC meeting Conclusions We have prototyped a one ladder RDO data path in a detector system that consists of 40 parallel ladder readout systems. Initial tests look good. We currently have a very small bit error rate that is under investigation. The prototyping is considered a success as the existing error rate is quite acceptable and would result in a very small inefficiency or fake hit rate in the Phase-1 detector. (Ultimate can be read out more slowly) We fully expect to fix the whatever is causing the errors that we do see. The RDO system architecture is considered to be validated and we will now work on the design of the full functionality prototypes for the RDO system.

Leo Greiner IPHC meeting Implications for Phase-1 and Ultimate designs Does Phase-1 require a 50% duty cycle clock? The realities of running the clock from the FPGA through cables and buffers leave a clock with a duty cycle less than 50%. Doing the IODELAY calculation requires a set of capabilities built into the test patterns that can be received from the Phase-1 and Ultimate Sensors. These are enumerated in a document written by Chinh Vu given on the next page…

Leo Greiner IPHC meeting Chinh Vu Recommendations Recommendation features for Pixel data system: Add the return clock path along with the ladder pixel data for improving of long term tracking due to system changing by temperature… Recommendation features for phase 1 and Ultimate pixel chip: Since the environment in STAR is quite noisy, in order to maintain the reliable data integrity at transmission rate of 160 to 200 MHz from detector ladder to Virtex 5-receiver board with LVDS protocol. We will need the following features from these chips. These features may also help us to peek inside the damaging of pixel chip in STAR radiation environment. The Pixel chip can be switched between test and run mode with JTAG command, default power is run mode. In the test mode, the Pixel chip will sent out A single test pulse of one clock cycle upon received the reset (this test pulse could be a sync pulse as in the Mimostar 2 & 3 provided there is no limit on how frequently the reset signal can be issued). This feature will allow us to calibrate and set the delay with resolution of 75 Ps for each of data stream correctly. After the sync output pulse is send out for a fix number of cycles, a continuous programmable test pattern will followed, this pattern can be programmed with JTAG register i.e. 32 bits register – … If the programmable feature are not feasible then we would like to have the minimum of 2 patterns follow the sync output Continuous of …. Continuous of <101100…. In the run mode, the Pixel chip will send out normal pixel data.

Leo Greiner IPHC meeting fin