12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery.

Slides:

Advertisements

Similar presentations

Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.

Advertisements

Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

ESODAC Study for a new ESO Detector Array Controller.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.

- Frédéric Druillole - Présentation du SEDI 1 30/06/2015 Complete electronic Readout for Active Target (CERAT) Project Project Physicist’s demands Physicist’s.

1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.

31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

SpW-10X Router ASIC Testing and Performance Steve Parkes, Chris McClements, Space Technology Centre, University of Dundee Gerald Kempf, Christian Gleiss,

DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.

TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.

Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

AGATA Pre-processing team report AGATA Week, July 2008.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.

CDC readout system status MT 2009 July 7. BELLE II CDC readout electronics CDC.

The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.

CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.

Front-end readout study for SuperKEKB IGARASHI Youichi.

1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.

1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

Monday December DESY1 GDCC news Franck GASTALDI.

Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,

Converter Regulation Board Status WP PO 09/12/ CRB_PC_Advanced_Control.ppt Ph. Fraboulet – Converter Regulation Board 1.

AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

FEE Electronics progress PCB layout 18th March 2009.

D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.

AIDA 1 Mezzanine board Resistors and capacitors near the ASiCs have now been relocated to the underside of the PCB. Cooling pads have been extended.

DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

SVD Status Markus Friedl (HEPHY Vienna) SVD-PXD Göttingen, 25 September 2012.

AIDA: introduction Advanced Implantation Detector Array (AIDA) UK collaboration: University of Edinburgh, University of Liverpool, STFC Daresbury Laboratory.

ALICE Trigger Upgrade CTP and LTU Design Review ALICE CTP and LTU Upgrade Design Review CERN 27 th January 2016 Budget, time schedule, resources David.

EDAQ for R3B (and related interfaces) November 2011 Ian Lazarus.

ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.

Front-end Electronic for a neutrino telescope : a new ASIC SCOTT

CLAS12 DAQ & Trigger Status

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

Calorimeter Mu2e Development electronics Front-end Review

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

DCH FEE 28 chs DCH prototype FEE &

TELL1 A common data acquisition board for LHCb

Large Area Endplate Prototype for the LC TPC

Combined SR/SP UF Fits all of previous SP board logic! Main FPGA

Deadlines for students to make March 2018 graduation

Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF

FEE Electronics progress

Electronics requirements for special diagnostics for the XFEL

TPC Large Prototype Toward 7 Micromegas modules

EUDET – LPC- Clermont VFE Electronics

Assembly order PCB design

New PSB beam control rf clock distribution

FEE Electronics progress

FEE Electronics progress

TELL1 A common data acquisition board for LHCb

XRN Nov 19 Release - Status Update

Presentation transcript:

12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery

12th May 2008AIDA FEE Report2 Progress Investigating Buffer and FADC PCB layout Checking detector connection board routing. Specification for utility interface - Metronome Power supply (50W) options – 12v distribution FADC interface DDR to parallel conversion

12th May 2008AIDA FEE Report3 Compression Max data rate for FEE Gbit link 60MB/sec. Waveforms are the major contributor to this demand. Compress the waveforms as they are transferred between memories in the FPGA

12th May 2008AIDA FEE Report4 Low noise Noisy Periodic Compression for AIDA Compared lossless methods. 8 sample data sets, 3 types. Each file 128MBytes, compressed in 2000 word “chunks”.

12th May 2008AIDA FEE Report5 Several techniques looked at. Varying results, all data dependent. Home-grown method as good as others for this data. Knowledge of data format/structure. Compression for AIDA

12th May 2008AIDA FEE Report6 Minimum+Offset (MO), Data Dictionary (DD), No Compression (NC). MO usually best, DD best for noisy data. Sometimes NC best. All improved when bit- packed. Recommend Minimum+Offset with fallback to No Compression Compression for AIDA

12th May 2008AIDA FEE Report7 Milestones for Prototype FEE delivery Complete Specification : –1 st July 2008 => low risk Complete Schematic and PCB layout : –1 st Aug => medium risk Deliver 6 FEE cards ( 6 weeks ) : –15 th Sept 2008 => low risk Complete Prototype VHDL : –1 st November 2008 => Medium risk Commission FEE cards : –1 st December 2008 => High risk Design ASIC Mezzanine –1 st Aug => medium risk Deliver 6 ASIC Mezzanines –15 th Sept 2008 => low risk Complete Kapton board : –1 st Nov 2008 => low risk

12th May 2008AIDA FEE Report8