Wafer Fabrication. CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

CMOS Fabrication EMT 251.
Chapter 2 Modern CMOS technology
ECE/ChE 4752: Microelectronics Processing Laboratory
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
Lithography – Basic Concept
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
IC Fabrication and Micromachines
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
The Physical Structure (NMOS)
The Deposition Process

ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Surface micromachining
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Lecture 4 Photolithography.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Chapter 4 Overview of Wafer Fabrication
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant  m = thermal.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Solid State Electronic Devices Ch. 5. Junctions Prof. Yun-Heub Song.
Sputter deposition.
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
Dry Etching + Additive Techniques
Top Down Manufacturing
LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
Top Down Method Etch Processes
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
Etching: Wet and Dry Physical or Chemical.
CMOS VLSI Fabrication.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Section 5: Thin Film Deposition part 1 : sputtering and evaporation
Patterning - Photolithography
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Lecture 4 Fundamentals of Multiscale Fabrication
Silicon Wafer cm (5’’- 8’’) mm
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
SILICON MICROMACHINING
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

Wafer Fabrication

CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant  m = thermal conductivity at T m T m = melt temperature (1417 o C for Si)  o = C s /C o increases as ingot grows The dopant concentration is given by: I L =I o (1+V s /V o ) ko and C s = -dI L /dV s = C o k o (1-f) (  o-1) C, I and V are concentration, number of impurities and volume when o: initial L : liquid and s: solid

Float Zone Processing In Float Zone refining, solid concentration varies with initial concentration as follows: Concentration Liquid Temperature Solid CoCo CsCs CLCL

Typical defects in crystals Typical defects are: Point defects – vacancies & interstitials Line defects – dislocations Volume defects – stacking faults, precipitates The equilibrium number of vacancies varies with temperature: n v = n o exp(-E v /kT) Thermal stresses cause dislocations. Thermal stress is:  = E  T  = stress, E = Young’s modulus,  = thermal expansion coefficient (  m/m/ o C) O and C are also defects with concentrations of cm -3 and cm -3 Other impurities are in the ppb range

Photolithography MSE 630 Fall, 2008

The way patterns are defined on thin films is called Lithography. If light is used to transfer patterns from a mask on to a wafer, then this special kind of lithography is called photolithography.

Spin Process Parameters: Viscosity Spin Speed Step Coverage Adhesion – surface chemistry Resist Process Steps:

Typical Photoresist Problems

Factors Affecting Resist Materials: Glass Transition Temperature, TgPattern Stability Molecular WeightResolution Substrate atomic number ZProximity effects Chemical compositionEtch resistance, adhesion Process: Development (strength, time temperature) Baking time Post-treatment: scum removal, stripping native oxide

Methods of Pattern Definition Radiation Sources: Photons Electrons X-ray Ions Approaches: Shadow mask Direct write

Mask Controlled Optical Lithography

K 1 ~ and K 2 ~ 0.5. NA is the numerical aperture number, NA=n*sin(  ) where n=1 and  is the angle formed by the point light source and the aperture width Limitations in Optical Lithography: The Diffraction Limit Resolution: K 1 /NA Depth of Focus: K 2 /NA 2 from microns to 50 nm

Example Estimate the resolution and depth of focus of an excimer laser stepper using KrF light source ( = 248 nm) and NA=0.6 Assume k 1 = 0.75 and k 2 = 0.5. Solution: R = k 1 * /NA = 0.75(0.248/0.6) = 0.31 nm DOF = ± k 2 * /NA 2 = ±0.5(0.248/(0.6) 2 ) = ±0.34  m

Shrinking device size drives need for finer replication methods:

Direct Write

Electron Beam Direct Write Performance Details down to 20 nmAlignment within 50 nm

Limitations to e-Beam Lithography Resolution factors: Affected by beam quality – ability to focus on surface (~1 nm) Blurred by secondary electrons (lateral range – a few nm Resolution factors: Affected by beam quality – ability to focus on surface (~1 nm) Blurred by secondary electrons (lateral range – a few nm Performance: On organic resist PMMA ~7 nm Inorganic resist ~ 1-2 nm

Limitations Increasing the electron beam energy (keV) or decreasing the resist layer results in broadening at the surface

X-ray lithography: wavelength ~ nm

Wet and Dry Etching

Wet Chemical Treatment Substrate Cleaning Fuming HNO 3 H 2 SO 4 /H 2 O 2 HCL/H 2 O 2 NH 4 OH/H 2 O 2 Resist Technology Keytone Solvents Acetone Isopropanol (IPA) Mask Removal Fuming HNO 3 Wet Etching Strong Acids/Bases Many steps are involved and repeated in producing an integrated circuit including: resist application and removal, substrate cleaning, and etching

Wet Etchants

Etching Challenges Actual etch profiles that can occur. (a) Lateral etching under mask (b) rounded photoresist which is further eroded during etching, leading to even more lateral etching. (b) also illustrates etch selectivity

Dry Etching Characteristics High Resolution Profile control

Reactive Ion Etch (RIE) A diagram of a common RIE setup. An RIE consists of two electrodes (1 and 4) that create an electric field (3) meant to accelerate ions (2) toward the surface of the samples (5). Ion species react with substrate, and remove material by sputtering and chemical reaction

Dry Etching Chemicals and Surfaces

Dry Etching Process Issues

Wet vs. Dry Etching

Thin Films and Diffusion

Thin Film Deposition Methods Evaporation: electron gun resistance heating electrically biased flux Sputtering:Ion beam Plasma Chemical Vapor Deposition (CVD)

Steps involved in the CVD process. Gas species (1) is attracted to the surface (2), where it reacts to form surface compounds (3,4) and gases (5) which rejoin the gas stream (6,7) CVD systems (a) atmospheric cold-wall system for deposition of epitaxial silicon, (b) low- pressure hot-wall system for deposition of polycrystalline silicon and amorphous films, e.g. polysilicon and silicon dioxide, respectively.

Typical thin-film problems Step coverage of metal over nonplanar topography. (a) shows conformal step coveage, with constant thickness on horizontal and vertical surfaces, (b) shows poor step coverage. Thin film filling issues. (a) good metal filling of a via or contact hole in a dielectric layer. (b) shows silicon dioxide dielectric filling the space between metal lines, with poor filling leading to void formation, and (c) shows poor filling of the bottom of a via hole with a barrier or contact metal.

Sputtering Important processes in sputter deposition

Physical Vapor Deposition (PVD) Schematic diagrams of PVD systems and processes

Electroplating Sub-micron features with high aspect rations are easily achieved via electroplating

Thin Film Deposition Issues Surface Coverage Surface diffusion Flux directionality Film Morphology Temperature Ion Treatment Stress Thermal Growth Induced Adhesion Compatibility to film substrate Stress Beneficial role of few nm of Ti, Cr, or NiCr

Step Coverage Directional evaporation leaves sides of structures uncovered Temperature and gas pressure change the mean free path of the atoms, thus influencing coverage profiles

Inspection – 25% of fabrication time!

In-situ inspections

Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use charts as below to calculate surface concentrations, Cs, from average conductivity,

Effective diffusivity is: D A eff =D o +D - (n/n i )+D = )n/n i ) 2 for N-type D eff A =D o +D + (p/n i )+D ++ (p/n i ) 2 for P-type Values are tabulated, as in table 7.5 Effective diffusion-time, (Dt) eff, is the sum of the diffusivity and time at each step: (Dt) eff = D 1 t 1 +D 1 t 2 (D 2 /D 1 )=D 1 t 1 +D 2 t 2

Diffusion Data

Example Figure 7-17 Dopant surface concentration vs. effective conductivity for various substrate concentrations, C B

Suggested exercises Do Problem 2.1 in Silicon VLSI Technology Look over example problem (7.3) and examples on page 390 and 412.