A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.

Slides:



Advertisements
Similar presentations
A design technique of ARCP matrix converter using circuit simulator Nagasaki University Yuichiro Nakazawa.
Advertisements

E3 237 Integrated Circuits for Wireless Communication Gaurab Banerjee Department of Electrical Communication Engineering, Indian Institute of Science,
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
Institut für Theoretische Elektrotechnik Dipl.-Ing. Jan Bremer Large Signal Modeling of Inversion-Mode MOS Varactors in VCOs MOS-AK Meeting April.
1 Programmable active inductor-based wideband VCO/QVCO design G. Huang B.-S. Kim Microwaves, Antennas & Propagation, IET Page (s): Dec National.
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
CMOS Linear Mixer Design for High Performance Receiver Applications Jiming Jiang22 Sept 2005 Department of Engineering, University of Cambridge.
Microwave Interference Effects on Device,
A Dynamic GHz-Band Switching Technique for RF CMOS VCO
1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明 學生 : 黃世一
PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.
1 Low Phase Noise Oscillators for MEMS inductors Sofia Vatti Christos Papavassiliou.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Mixer. Performance Parameters Gain (convolution analysis) Port-to-Port Feedthrough (Noise) (Linearity)
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Outline Direct conversion architecture Time-varying DC offsets Solutions on offset Harmonic mixing principle FLEX pager receiver Individual receiver blocks.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,
1 姓名 : 李國彰 指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,
Design of LNA at 2.4 GHz Using 0.25 µm Technology
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
Development of Long-Range UHF-band RFID Tag chip Using Schottky Diodes in Standard CMOS Technology Nhan Tran, Bomson Lee, and Jong-Wook Lee School of Electronics.
1 Carson’s rule for a Sinusoidal Signal Angle-modulated signal by a sinusoidal message Total power, Power up to Nth harmonic, Find N such that satisfies.
Achieve a New Type Frequency Divider Circuit and Application By MOS-HBT-NDR Y.K. LI, K.J. Gan, C. S. Tsai, P.H. Chang and Y. H. Chen Department of Electronic.
S. -L. Jang, Senior Member, IEEE, S. -H. Huang, C. -F. Lee, and M. -H
ADS Design Guide.
A Ku-Band Interference-Rejection CMOS Low-Noise Amplifier Using Current-Reused Stacked Common-Gate Topology Adviser : Zhi-Ming Lin Postgraduate : Chia-Wei.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A CMOS VCO with 2GHz tuning range for wideband applications Speaker : Shih-Yi Huang.
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
VCO Design Z. Dilli, Mar VCO Design Adapted from Ryan J. Kier, Low Power PLL Building Blocks, Ph.D. Dissertation, U. of Utah, 2010.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.
A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.
Phan Tuan Anh Dec Reconfigurable Multiband Multimode LNA for LTE/GSM, WiMAX, and IEEE a/b/g/n 17 th IEEE ICECS 2010, Athens, Greece.
Bootstrapped Full-Swing CMOS Driver for Low Supply Voltage Operation Speaker : Hsin-Chi Lai Advisor ︰ Zhi-Ming Lin National.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯 鈞 瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.
1 Your Name Your Department or Company Date, 2015.
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
Jinna Yan Nanyang Technological University Singapore
1 1.3 V low close-in phase noise NMOS LC-VCO with parallel PMOS transistors Moon, H.; Nam, I.; Electronics Letters Volume 44, Issue 11, May Page(s):676.
學生 : 李國彰 指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
STUT Adviser :Hon Kuan Reporter : Wen-Lang Chen Date : 12/01/2008 A UWB FILTER USING MIXED OPEN STUBS TO SUPPRESS HARMONIC RESPONSE.
1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.
CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization Zhang Yi.
CSE598A Analog Mixed Signal CMOS Chip Design
3-Stage Low Noise Amplifier Design at 12Ghz
CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization (Final Presentation) Zhang Yi.
December 1997 Circuit Analysis Examples 걼 Hairpin Edge Coupled Filter 걼 Bipolar Amplifier 걼 Statistical Analysis and Design Centering 걼 Frequency Doubler.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
CMOS Analog Design Using All-Region MOSFET Modeling
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
RF CMOS Low-Phase-Noise LC Oscillator Through Memory Reduction Tail Transistor C. C. Boon, M. A. Do, K. S. Yeo, J. G. Ma, and X. L. Zhang IEEE TRANSACTIONS.
Communication 40 GHz Anurag Nigam.
A High-Dynamic-Range W-band
CSE598A Analog Mixed Signal CMOS Chip Design
Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.
Chien-Feng Lee, Sheng-Lyang Jang, Senior Member, IEEE, and M. -H
In The Name of God Design of A Sample And Hold Circuit Based on The Switched Op-Amp Techniques M.Rashtian: Faculty of Civil Aviation Technology College.
A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17,  Issue.
Ali Fard M¨alardalen University, Dept
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Presentation transcript:

A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory and Techniques, IEEE Transactions on Volume 56, Issue 3, March 2008 Page(s): Adviser : Zhi-Ming Lin postgraduate : Zhong-Cheng Su :

Outline  Abstract  Introduction  Mixer schematic  Measurement result  Chip micrograph  Conclusion

Abstract  µm CMOS technology.  2.4-GHz center frequency.  IF of 5MHz.  1.5V supply voltage.  Using PMOS switch circuits and inductor.  Improved NF and IIP3.

Introduction. The noise figure of an RF CMOS mixer is strongly affected by flicker noise..The dominant noise source of the DCR mixer is flicker noise of the LO switch stage because the IF signal is located at close to dc frequency, which is below the corner frequency of the noise..The noise influence on the LO switch core is described by two mechanisms. One is the direct influence that the 1/f noise of the stage is sampled at 2f 0 during the on/off transit time aperture. The other one is the indirect influence of charging and discharging of the parasitic capacitance of the stage

Improvement of the noise figure of Gilbert mixer. The noise figure can be improved using pMOS switch circuits, which insert current at the on/off crossing instants of the local oscillator switch stage because the circuits reduce the flicker noise injection. The aperture can be reduced by using the pMOS switch circuits in the conventional mixers, as shown in Fig. 2(a). The pMOS switch circuits provide current at nodes A and B during every switching instant.

Improvement of the noise figure of Gilbert mixer. For this purpose, we have employed a parallel inductor to tune out the capacitances at 2f 0, as shown in Fig. 3(a). The equivalent circuit is shown in Fig. 3(b).

Improvement of the noise figure of Gilbert mixer. Table I shows spectral density of the flicker noise in the switch core for each type of mixer. The flicker noise contribution of the conventional Gilbert mixer is reduced by the pMOS switch circuits. The proposed circuit shows a significant further improvement of the flicker noise effect.

Improvement of the noise figure of Gilbert mixer

. For the circuit design, size of the pMOS is very important and should be optimized. Our simulation shows that when the inductor is not employed, the noise figure of the mixer is improved as the width is increased. From Fig. 5, we can conclude that the optimum size of the pMOS with the tuned inductor is around 50–60 um. IIP3 NF.

Improvement of the noise figure of Gilbert mixer

Measured results

. Fig. 8 shows the measured fundamental and third harmonic frequency voltages as a function of the differential RF input power swing. The measured IIP3 of the conventional Gilbert mixer is 3.8 dBm. The linearity of the mixer using the pMOS switch circuits is reduced to 2.7 dBm. The mixer using the pMOS switch circuits with the inductor has an IIP3 of 4.4 dBm.

Measured results. Fig. 9 shows the measured and simulated SSB noise figure over the output frequency range from 100 kHz to 100 MHz. The measured SSB noise figure at 1 MHz is 21.7 dB for the conventional Gilbert mixer and is improved to 19.7 dB with the pMOS switch circuits. The proposed circuit has an SSB noise figure of 13.2 dB.

Measured results. These measured data are summarized in Table II. The mixer using the pMOS switch circuits with the inductor has an IIP3 of 4.4 dBm and noise figure of 13.2dBm.

Conclusion  A new circuit to improve noise figure and linearity of a Gilbert mixer has been proposed.  The pMOS switch circuits sharpen on/off transition of the switching core and flicker noise from the stage is reduced, resulting in an improved noise figure.

Thanks for your attention