Id week, 27-02-2007, Kerstin Lantzsch Joachim Schultes University of Wuppertal FSM configuration and functionality - current status - plans.

Slides:



Advertisements
Similar presentations
ALICE DCS, Heidelberg 8 Sept G. De Cataldo, CERN CH and INFN Bari;A. Franco INFN Bari 1 Updating on the HV control systems in ALICE The DELPHI HV,
Advertisements

Yokogawa Network Solutions Presents:
DCS workshop 13-14/6/2005G. De Cataldo, CERN-CH and INFN bari1 Common FSM’s updates An exercise to design the standard FSMs for the DCS, the HV and the.
The Control System for the ATLAS Pixel Detector
Alarms and interlocks handling in the FSM environment Hypernet 1.The standardization of the FSM state diagram; 2.The FSM error states and their recovering.
Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
HV-LV DCS Workshop – 16/03/2004 G. De Cataldo, A. Franco, A.Tauro - INFN Bari Progress report on the HMPID LV System Cabling and LV sectorsCabling and.
Joachim Schultes University of Wuppertal Interlock System DCS Training Session 2.3.
Il sistema di HV del sottorivelatore DT S. Braibant, P. Giacomelli, M. Giunta, E. Borsato Bologna, 20/01/2007.
The ATLAS Pixel Detector - Introduction -
HV Report F.Cavallari (INFN Roma). High Voltage set-up in M0’ 2 channels each driving 50 crystals (100 APDs) 1 Crate hosting 1 board (final system). 1.
Pixel Detector Control System 1st training session May 10, 2007 Overview CANbus and ELMB Pixel DCS Computers in the pit ELMB integration ELMB control CAN.
HV for SM surface testing 2 nd Workshop on the Detector Control System for TRD University of Tsukuba Kengo Watanabe.
The ALICE TRD - HVDistribution System A. Markouizos, P. Mantzaridis, P. Mitseas, A. Petridis, S. Potirakis, M. Tsilis, M. Vassiliou Athens University ALICE.
1 CALO DCS power supply status CALO meeting Anatoli Konoplyannikov [ITEP / LAPP] Outline  Introduction  Power supply description with hardware.
TRT DCS overview Elzbieta Banas Zbigniew Hajduk Jolanta Olszowska (INP PAS Cracow) ID Week /TRT Operation1.
Joachim Schultes University of Wuppertal FIT Wiener DCS Training Session 2.1.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
3 June 2003U. Frankenfeld1 TPC Detector Control System Status.
System Integration Tool Basic Introduction. „System Integration Tool “2Content I.Nomenclature I.Nomenclature II.Introduction II.Introduction III.Implementation.
SMACS Slow Monitor And Control System Developed system for CDF-TOF proposed for Atlas-MDT/RPC.
S.Sergeev (JINR). Tracker consists of  4 chambers of 4 views each In total ~7200 drift tubes (~450 per view) To be controlled/monitored  HV system.
LV and HV status of the RPC system RPC detector and trigger group.
Performance Tests and Control for the TRD-HV A. Markouizos, A. Petridis, S. Potirakis, M. Tsilis, M. Vassiliou Athens University ALICE DCS Workshop CERN.
Low Voltage LB status RPC detector and trigger group.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
XXVI Workshop on Recent Developments in High Energy Physics and Cosmology Theodoros Argyropoulos NTUA DCS group Ancient Olympia 2008 ATLAS Cathode Strip.
1 Low Voltage Power Supply Specification DCS Workshop 8 Sept 03 L.Jirden.
ATLAS MDT Power Supply DCS Anastasios Iliopoulos 15/08/2006.
Pixel Systemtest Workshop, , Kerstin Lantzsch Joachim Schultes University of Wuppertal DCS status and experience in the system test.
TPC Prototype III TPC module anode HV edge LV module analog digital Cool sensor Gas sensor Shift Expert DCS Ch Skirt.
Optoboards dependence on Temperature C. Gemme, T.Flick detector meeting, April 2 nd 2009 Motivations Test in SR1 thanks to K. Lantzsch, L.Masetti, J.Moss,
Controls EN-ICE Finite States Machines An introduction Marco Boccioli FSM model(s) of detector control 26 th April 2011.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
1 ECS CALO HV Control CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  ECS HV control of the ECAL/HCAL sub-detectors.  Introduction.
21/6/2004 Colmar, DCS Work. G. De Cataldo Cern-CH&INFN Ba,I; A. Franco INFN BA,I 1 The candidate STANDARD diagram for the HV FSM in ALICE TO WHAT AND WHY.
Calo Piquet Training Session - Xvc1 DCS and DSS Cuvée 2015 – RUN2 Xavier Vilasís-Cardona.
L0 DAQ S.Brisbane. ECS DAQ Basics The ECS is the top level under which sits the DCS and DAQ DCS must be in READY state before trying to use the DAQ system.
FOPI – Slow Control Content 1.FOPI experiment - Overview 2.GUIs for FOPI 3.System Design.
HK-status. RS422 (diff) RS232 SPI Trigger rate Analog(V,T) >=4 Analog(V,T)
IDE DCS development overview Ewa Stanecka, ID Week, CERN
Alice MTR DCS F.Jouve 15 th DCS workshop CERN 13/03/2006 UX-A,B,D Detector PVSS II Detector Ethernet Database(s) OPC client DIM client 1672 Detector ?
XXVI workshop on resent developments in High Energy Physics and Cosmology Ancient Olympia,16-19 April 2008 Tsarouchas Charilaos NTUA Detector Control System.
1 User guide for Muon shifter part 2 : control of LV, HV, TELL1 Preliminary version 9-July-08 (to be checked by Michela) I have simply put together the.
DCS Workshop, CERN MARCH ACORDE (Alice Cosmic ray detector) 60 scintillator modules (120 HV channels) Each module will have two scintillator counters.
5th March 0718th DCS Workshop1 News on ISEG & WIENER Lionel Wallet, CERN High Voltage, Low Voltage & VME Crate control.
The ATLAS Pixel Detector
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
1 ECS CALO HV Control CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  ECS HV control of the ECAL/HCAL sub-detectors.  Introduction.
S.Sergeev (JINR). Tracker consists of  4 stations of 4 views (planes) each In total ~7200 drift tubes (~450 per view) To be controlled/monitored 
19/10/11FV 1 Behavior of generic HV channel. Mail’s survey: appeal for general policy VF2 19/10/11 Patrizia: “Based on the running experience of NA48,
T0 DCS Status DCS Workshop March 2006 T.Karavicheva on behalf of T0 team.
DCS workshop,march 10th P.Saturnini, F. Jouve Slow control trigger of the muon arm Muon trigger of the muon arm Low voltage VME Crate External parameters.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
Yu. Guz 14/03/20121 CALO HV ** See also Anatoli’s slides for the 2009 piquet training **
Joachim Schultes University of Wuppertal FIT Iseg DCS Training Session 2.2.
CLAS12 ECAL PCAL DC FTOF... Region 2 DewPnt Region 3 Region 4 Region 1 Mod 1... Mod 2 HV TEMP LV Hierarchy of Slow Controls: Driven by Finite State Machine.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
Powering tests with the PP2 regulator Laura Gonella Physikalisches Institut Uni Bonn.
The Maraton LV system Michela Lenzi INFN Firenze Thanks to V. Bocci, P. Ciambrone, A. Sciubba LV Power Supply RCM AC/DC converter.
Detector Control for the Insertable B-Layer Susanne Kersten Wuppertal University ATLAS Upgrade Workshop, February
ATLAS MDT HV – LV Detector Control System (DCS)
Wireless 3 Buttons Touch Panel
TB8100 Technical Training July 2005
Radiation- and Magnet field- Tolerant Power Supply System
The LHCb Run Control System
Pierluigi Paolucci & Giovanni Polese
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
Pierluigi Paolucci & Giovanni Polese
Presentation transcript:

id week, , Kerstin Lantzsch Joachim Schultes University of Wuppertal FSM configuration and functionality - current status - plans

FSM creation FSM hierarchy is built using SIT-Aliases, „underscore“ as Separator: –(lowest level-)CU: Layer_PCC_ROgroup e.g. D1A_B01_S1 or L1_B01_S1_A6 –DU: Layer_PCC_ROgroup_DU e.g. D1A_B01_S1_M3 or L1_B01_S1_A6_OptoBoard

Units ROgroup Wiener Channel Iseg Channel Optoboard Module Detector Layer PCC ROgroup

user interface

FSM states and stati StateIsegWIENEROptoBoardModules RUNNING--ALL channel ON and clock provided by OptoLink ALL channel ON and Modules configured (FE-by-FE is possible) READY / ONchannel ON ALL channel ON but NO_CLOCK ALL channel ON NOT_READYe.g. partly on, Regulator channels inhibited e.g. NO_CLOCK OFFchannel OFF ALL channel OFFALL channel OFF ( no current) UNKNOWN DISABLEDModule will be kept OFF even if the operator (via the SIT) switch on any channel StatusOKWARNINGALARMFATAL

Module States determined by analog and digital current (Temperature) for modularity < 6/7: HV into Module State?

Software Interlock For Module Temperature 35°C WARNING, 37°C ALARM –„TEMP_HIGH“ In Status OFF can at most reach WARNING Status ALARM for Module Temperature: Module will be switched OFF tested and working

Commands SWITCH_ON SWITCH_OFF RECOVER RESET (OptoBoard) (DISABLE/ENABLE)

SWITCH_ON ROgroups (should reach READY/RUNNING state): SWITCH_ON SC-OLink channel SWITCH_ON the WIENER channel for VDD and VVDA –waiting 1 sec.. // WAITING FOR SC-OLINK and WIENER UnkillRegulatorBoard SWITCH_ON VVDC Regulator channels for the OptoBoard –waiting 1 sec… // WAITING FOR POWERED OPTO BOARD RESET of OptoBoard SWITCH_ON VDD Regulator channels for the modules –waiting 2 sec… // REDUCING CURRENT OVERLOAD DUE TO THERMAL EFFECTS SWITCH_ON VDDA Regulator channels for the modules –waiting 1 sec… iseg_AcknowledgeInterlock SWITCH_ON HV channels for the modules/ROgroup ROgroup Modules OptoBoard

Different SWITCH_ON procedure? Favoured by System test operators: –Wiener –SC-OLink –HV –PP2 VVDC –PP2 VDD –PP2 VDDA HV before LV

Flexible SWITCH_ON procedure? e.g. SWITCH_ON without HV Flexible order → „Object Parameters“, „Action Parameters“? → from DB??

SWITCH_ON (PP2), I include Initialization of PP2 and check of sense line (Mauro´s procedure) basically keep normal order, but - to have a well defined startup order (now only partly given for „RECOVER“), ensure that: wiener OFF board killed set trimmers inhibit Board → new SDO-Item in PP2-ELMB?

SWITCH_ON (PP2), II -unkill Board before first switch_on of a PP2 Channel -check Vmon reading before wiener at full output voltage -PDO: -routine should be stopped before long „PVSS-Operations“ (i.e. startup) -routine always gets items in a certain order -for reduction of load on pc, opc group has refresh rate of only 1 sec -ramp up wiener to full output voltage → Additional time needed for „SWITCH_ON“

Additional Commands? e.g. RECOVER_PP2 –after power cycle of controller reload Inhibits without clock command for D-flip-flop Load_CONFIG –read in xml-File with Configuration ( → SIT) default values from DB