Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD 21401 Web: HQ Phone: (410) 841-2514 HQ Fax: (410)

Slides:



Advertisements
Similar presentations
Modular, Scalable Computing for Systems with Tight SWaP Constraints Prepared by Colorado Engineering, Inc. for HPEC 2011 September 21, 2011 SBIR DATA RIGHTS.
Advertisements

4. Shared Memory Parallel Architectures 4.4. Multicore Architectures
Ido Tov & Matan Raveh Parallel Processing ( ) January 2014 Electrical and Computer Engineering DPT. Ben-Gurion University.
The 3D FDTD Buried Object Detection Forward Model used in this project was developed by Panos Kosmas and Dr. Carey Rappaport of Northeastern University.
Types of Parallel Computers
Performance Characterization of the Tile Architecture Précis Presentation Dr. Matthew Clark, Dr. Eric Grobelny, Andrew White Honeywell Defense & Space,
IBM RS6000/SP Overview Advanced IBM Unix computers series Multiple different configurations Available from entry level to high-end machines. POWER (1,2,3,4)
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Configurable System-on-Chip: Xilinx EDK
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Real Parallel Computers. Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra, Meuer, Simon Parallel.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
The TrainBuilder ATCA Data Acquisition Board for the European XFEL The TrainBuilder ATCA Data Acquisition Board for the European-XFEL John Coughlan, Chris.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
Real Parallel Computers. Modular data centers Background Information Recent trends in the marketplace of high performance computing Strohmaier, Dongarra,
Presenter MaxAcademy Lecture Series – V1.0, September 2011 Introduction and Motivation.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
© Copyright 2009 Xilinx Copyright 2012 Xilinx August 2012 Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform.
Introducing Zynq-7000 EPP The First Extensible Processing Platform Family March 2011.
Advantages of Reconfigurable System Architectures
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Corporate Partner Overview and Update September 27, 2007 Gary Crane SURA Director IT Initiatives.
2006 Chapter-1 L2: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Introduction to Embedded Systems –
A Reconfigurable Advanced Tamper Resistant Embedded Processing Platform Jason Fritz, Michael Bonato, David French and Larry Scally
The Tile Processor: A 64-Core Multicore for Embedded Processing Anant Agarwal Tilera Corporation HPEC 2007.
Status Report of CN Board Design Zhen’An LIU Representing Trigger Group, IHEP, Beijing Panda DAQ Meeting, Munich Dec
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
InfiniSwitch Company Confidential. 2 InfiniSwitch Agenda InfiniBand Overview Company Overview Product Strategy Q&A.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Confidential 1 SpecificationsFeatures ProcessorFreescale MPC8640 Single 1 GHz DDRAMDual channel DDR2 with ECC, 512 MB (expandable up to 2GB) Flash.
StreamBlade TM Architecture Introduction To The StreamBlade TM Architecture Rev 1.2.
Reconfigurable Computing: A First Look at the Cray-XD1 Mitch Sukalski, David Thompson, Rob Armstrong, Curtis Janssen, and Matt Leininger Orgs: 8961 & 8963.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
TEMPLATE DESIGN © Hardware Design, Synthesis, and Verification of a Multicore Communication API Ben Meakin, Ganesh Gopalakrishnan.
StreamBlade TM StreamBlade TM Applications Rev 1.2.
The TILE-Gx Processor: Enabling HPC through Massive-Scale Manycore Bob Doud Director of Processor Strategy, Tilera Corp. HPEC, September 2011.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
MIT Lincoln Laboratory jca-1 KAM 5/27/2016 Panel Session: Multicore Meltdown? James C. Anderson MIT Lincoln Laboratory HPEC07 Wednesday, 19 September.
1 Introduction CEG 4131 Computer Architecture III Miodrag Bolic.
1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
1 Aerospace Data Storage and Processing Systems SEAKR Engineering Proprietary Information SEAKR Engineering Inc. On-Board Processing SEAKR Engineering.
ANTON D.E Shaw Research.
Rad Hard By Software for Space Multicore Processing David Bueno, Eric Grobelny, Dave Campagna, Dave Kessler, and Matt Clark Honeywell Space Electronic.
Reconfigurable Computing: HPC Network Aspects Mitch Sukalski (8961) David Thompson (8963) Craig Ulmer (8963) Pete Dean R&D Seminar December.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
© 2007 Altera Corporation FPGA Coprocessing in Multi-Core Architectures for DSP J Ryan Kenny Bryce Mackin Altera Corporation 101 Innovation Drive San Jose,
Reconfigurable Supercomputing (2) Key Issues in HPC  Leveling off of performance Traditional Scalar/Vector – long product cycles, too few vendors.
By Chad Andrus. TILE-Gx100  100 Identical Processor Cores Each core has its own L2 & L3 cache Each can run its own OS or group together for multiprocessing.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.
HPEC 2003 Linear Algebra Processor using FPGA Jeremy Johnson, Prawat Nagvajara, Chika Nwankpa Drexel University.
High Speed Interconnect Project
M. Bellato INFN Padova and U. Marconi INFN Bologna
AMC13 Project Status E. Hazen - Boston University
“FPGA shore station demonstrator for KM3NeT”
Hands On SoC FPGA Design
Head-to-Head Xilinx Virtex-II Pro Altera Stratix 1.5v 130nm copper
CoBo - Different Boundaries & Different Options of
Presented by: Tim Olson, Architect
Performance Tuning Team Chia-heng Tu June 30, 2009
Spartan FPGAs مرتضي صاحب الزماني.
Low Latency Analytics HPC Clusters
Presentation transcript:

Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) Heterogeneous Processing Solutions for the IBM BladeCenter TM Patrick Stover, Paul Letourneau High Performance Embedded Computing (HPEC) Workshop 23 September 2009 Annapolis Micro Systems, Inc.

190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) Processor Flexibility AMCC PowerPC 460EX AMCC PowerPC 460EX Embedded Processor 32kB I-/D-cache, 32 MB flash, plus 512 MB DDRII SDRAM Floating-Point Unit, capable of single- /double-precision with 2MFlops/MHz 2 Gigabit Ethernet ports with hardware acceleration for TCP/IP (connected to on- board Gigabit Ethernet switch) 4x PCIe connection to 12-port PCIe Gen 2 switch Optional SATA-II HD (double-wide blade only) Cryptographic Engine (AES/DES/3- DES/ARC4 encryption; MD-5/SHA; Public Key Accelerator)

Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) FPGA CPE Module FPGA Processing Elements Xilinx Virtex-5 LXT, SXT, FXT

Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) Tilera Multicore CPE Module Massively Scalable Performance 8 x 8 grid of identical, general purpose processor cores (tiles) 3-way VLIW pipeline for instruction level parallelism 5 Mbytes of on-chip Cache Up to 443 billion operations per second (BOPS) 31 Tbps of on-chip mesh interconnect Up to 50 Gbps of I/O bandwidth

Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) Networking Services Application Dual XFP 10G Fiber Optic WILDSTAR 5 for IBM Blade 10 GigE Switch Module 10 GigE Switch Module Tilera Multicore CPEs Dual XFP 10G Fiber Optic

Annapolis Micro Systems, Inc. 190 Admiral Cochrane Dr., Ste 130, Annapolis, MD Web: HQ Phone: (410) HQ Fax: (410) Heterogeneous Processing Application Quad 500 MSps 12-Bit ADC Dual XFP 10G Fiber Optic Uni6 CX-4 Quad SFP+ FPGA + Tilera CPEs