1 Marco Ferrero With Nicolo’ Cartiglia, Francesca Cenna, Fabio Ravera, Universita’ degli Studi di Torino & INFN.

Slides:



Advertisements
Similar presentations
Agenda Semiconductor materials and their properties PN-junction diodes
Advertisements

HPK L1 teststructures HPK L1 half moon teststructure corresponding to main chips 6,7 Results on  Diode C-V  Coupling capacitors  polysilicon arrays.
Diodes 1.
Electronic Devices Ninth Edition Floyd Chapter 10.
Diode Clamper Circuit. By:Engr.Irshad Rahim Memon
Potentiostat Basics I’m Max Yaffe
© Electronics ECE 1312 Recall-Lecture 2 Introduction to Electronics Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration,
EXAMPLE 5.1 OBJECTIVE Vbi = V
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
PN Junction Diodes.
EE105 Fall 2007Lecture 3, Slide 1Prof. Liu, UC Berkeley Lecture 3 ANNOUNCEMENTS HW2 is posted, due Tu 9/11 TAs will hold their office hours in 197 Cory.
Characterisation and Reliability testing of THz Schottky diodes. By Chris Price Supervisor: Dr Byron Alderman December 2006 Preliminary.
Lecture 10: PN Junction & MOS Capacitors
Ultra-Fast Silicon Detector 1 This report is a summary of what was shown at IEEE. Nicolo Cartiglia, INFN, Torino - UFSD - Timing Workshop CERN 2014 Nicolo.
Electronic Instrumentation Experiment 6: Diodes * Part A: Diode I-V Characteristics * Part B: Rectifiers Part C: PN Junction Voltage Limitation Part D:
ECE 663 AC Diode Characteristics Resistor network supplies DC bias set point Capacitor provides AC signal input V out =I diode R3 R3.
RC Circuit Experiment 1. Set up three different RC circuits using the components supplied. 2. Measure the voltage across the capacitor as a function of.
Capacitors and Inductors.  A capacitor is a device that stores an electrical charge  It is made of two metallic plates separated by an insulator or.
Chapter 12.
Electricity Fundamentals
Depletion Region ECE Depletion Region As electrons diffuse from the n region into the p region and holes diffuse from the p region into the n region,
Course Outline Ideal Meters and Ideal Sources. Circuit Theory: DC and AC. Linear Circuit Components that obey Ohm’s Law: R, L, and C. Transient Response.
Hartmut F.-W. Sadrozinski,Beam Test of LGADs, 10th Trento, Feb Beam Test of LGADs Hartmut F.W. Sadrozinski with Astrid Aster, Vitaliy Fadeyev, Patrick.
Diodes and Diode Circuits
Electric Circuits Fundamentals
CV Measurements Diode junction capacitance C j =  A/w Depletion depth np+p+ w VaVa reverse bias:  =  r  o (static dielectric constant). For Si,  r.
Christina Hägemann,UNM Sensor Testing at University of New Mexico C. Hägemann, M. Hoeferkamp, D. Fields, A. Zimmerman, M. Malik VTX Meeting 03 June 2005.
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
Lecture 7.0 Device Physics. Electronic Devices Passive Components Resistance (real #) –Conductor –Resistor –Battery Active Components Reactance (Imaginary.
Electrical characteristics of un-irradiated ATLAS07 mini strip sensors A.Chilingarov, Lancaster University ATLAS Tracker Upgrade UK Workshop Coseners House,
Time Resolution of Thin LGADs Results from the Nov 2014 Beam Test at CERN Improvement in hand: Sensor Capacitance Measurements with  Front TCT 1 Hartmut.
BJT (cont’d). OUTLINE – Transconductance – Small-signal model – The Early effect – BJT operation in saturation mode Reading: Chapter
Capacitors are one of the fundamental passive components. In its most basic form, it is composed of two conductive plates separated by an insulating dielectric.
Ultra-Fast Silicon Detector 1 Aide memoire: we are exploring the possibility of using silicon detectors with moderate gain to achieve ~ 20 ps time resolution.
Bipolar Junction Transistor (BJT). OUTLINE – General considerations – Structure – Operation in active mode – Large-signal model and I-V characteristics.
1 Device Simulations & Hardware Developments for CBM STS Sudeep Chatterji CBM Group GSI Helmholtz Centre for Heavy Ion Research CBM Collaboration Meeting,
1 Nicolo Cartiglia, INFN, Torino - RD50 - Santander, 2015 Timing performance of LGAD-UFSD 1.New results from the last CNM LGAD runs 2.A proposal for LGAD.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Bipolar transistors.
Experience with 50um thick epi LGAD
PIN DIODE CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS BY- PROF. RAKESH k. JHA.
Inversion Study on MCz-n and MCz-p silicon PAD detectors irradiated with 24 GeV/c protons Nicola Pacifico Excerpt from the MSc thesis Tutors: Prof. Mauro.
Copyright  2004 by Oxford University Press, Inc. 1 Diode Circuits.
Ljubljiana, 29/02/2012 G.-F. Dalla Betta Surface effects in double-sided silicon 3D sensors fabricated at FBK at FBK Gian-Franco Dalla Betta a, M. Povoli.
Integrated Circuit Devices
Time Resolution of UFSD 1 Hartmut F.-W. Sadrozinski, UFSD Timing RD50 Hartmut F.-W. Sadrozinski Z. Galloway, B. Gruey, H. Grabas, Z. Liang, S. N. Mak,
Study on and 150  m thick p-type Epitaxial silicon pad detectors irradiated with protons and neutrons Eduardo del Castillo Sanchez, Manuel Fahrer,
Capacitor Two conductors carrying charges of equal magnitude but opposite sign form a capacitor. +Q -Q A parallel plate capacitor is a particularly common.
Deep Level Transient Spectroscopy study of 3D silicon Mahfuza Ahmed.
G. PellegriniInstituto de Microelectrónica de Barcelona Status of LGAD RD50 projects at CNM28th RD50 Workshop (Torino) 1 Status of LGAD RD50 projects at.
Timing capabilities of Ultra-Fast Silicon Detector 1 A parameterization of time resolution A program to calculate Time resolution UFSD Timing capabilities.
DC bias circuit effects in CV measurements A.Chilingarov, D.Campbell Lancaster University, UK 9 th RD50 Workshop CERN,
Ultra-Fast Silicon Detector 1 This report is a summary of what was shown at IEEE. Nicolo Cartiglia, INFN, Torino - UFSD - RD50 CERN 2014 Nicolo Cartiglia.
Extraction of Doping Profile in Substrate of MNOS capacitor Using Fast Voltage Ramp Deep Depletion C-V method.
Varactor Diode or Varicap Diode Working and Applications.
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
Lecture 4 Bipolar Junction Transistors (BJTs)
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
ECE 333 Linear Electronics
Consider the function in which E, R, and C are known constants
Study of radiation damage induced by 26MeV protons and reactor neutrons on heavily irradiated MCz, FZ and Epi silicon detectors N. Manna Dipartimento.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
Depletion Region ECE 2204.
Lecture 5 OUTLINE PN Junction Diodes I/V Capacitance Reverse Breakdown
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
ECE 333 Linear Electronics
Higher Physics Electricity.
Lecture 4 OUTLINE Bipolar Junction Transistor (BJT)
Semiconductor Physics
Lesson Starter 06/03/19.
Presentation transcript:

1 Marco Ferrero With Nicolo’ Cartiglia, Francesca Cenna, Fabio Ravera, Universita’ degli Studi di Torino & INFN

THEORY OF EXTRAPOLATION OF DOPING PROFILE FROM CAPACITANCE-VOLTAGE CURVES LABORATORY SETUP DESCRIPTION OF THE METHOD FOR DETECTORS WITHOUT GAIN PRESENTATION OF THE RESULTS FUTURE GOALS 2 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Measuring doping profile of a pn junction using the Capacitance-Voltage Curve p typen+ type Depleted Zone Depleted zone can be considered as a Parallel Plate Capacitor Case of N A << N D Capacitance depends upon the area and width of depleted zone Width of depleted zone depends upon Voltage bias and doping concentration 3 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Detector as a Trapeziodal Parallel Plate Capacitor x Plate A Plate B Plate A Plate B Parallel plate capacitor Trapezoidal parallel plate capacitor Plate A ≠ Plate B n++ impiantation p substrate Detector CNM Run 6474 W9B6-Gain 1 4 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Capacitance of a Trapezoidal parallel plate capacitor a side of n-implantation b side of b substrate d width of detector By the Gauss’ Theorem Additional contribution constant that depends upon the geometry of the detector parallel plate capacitor 5 x Plate A Plate B Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Capacitance-Voltage Curve Setup Device Laboratory PC Power supply Keithley 2410 LCR Meter Agilent E4980A 6 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Setup test: measurement of a known capacitor RESONANCE Verify the setup using a known capacitor Good frequency range of measurement [10 kHz ; 2 MHz] CORRECT Value (~ 34pF) Scan in frequency from 50 Hz to 2 MHz 34 pF 7 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

By scanning in frequency at fixed Voltage, a variation of the detector’s capacitance is observed Capacitance-Frequency curve Capacitance-frequency curve shows a variation of detector’s area The sensor acts as a low pass RC filter The detector is an extended network of resistors and capacitors Due to a smaller effective Area 8 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Capacitance-Frequency curves at different Voltage C-f (2 Volt) C-f (25 Volt) C-f (36 Volt) We need to find a frequency that works well at every bias voltage. The measurements should follow the known relation between C and V. 9 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Fit Equation 30kHz is a good frequency to work Fit to the C-V curves with the expected dependency to select the good working frequency Voltage [V] Capacitance [F] 10 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Effect of the Trapezoidal correction Voltage Bias [V] 1/C 2 [F -2 ] For a parallel plate capacitor: 1/C 2 vs V bias should be a straight line 11 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015 For detector W9B6-Gain 1 Cg is about 4,69 pF Parallel plate Trapezoidal plate

Capacitance-Voltage and 1/(C 2 )-Voltage curve 1/(C 2 )-V Curve acquired at 30 kHz (Cg Corrected) Above 120 V the measurement is hard to understand 12 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Width of the depleted zone Note: 360 um is too large It’s necessary improve the absolute scale, i.e. precise knowledge of the Cg correction Width of depleted zone [um] Voltage Bias [V] Respected the relationship between width of depleted zone and Voltage bias 13 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015

Extraction of the Doping profile NA [cm -3 ] w [um] To extrapolate the doping profile: calculate the derivative of 1/(C 2 )-V curve Due to the Built-in Voltage, the depth is already 9 microns at Voltage Bias=0 14 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015 VALUE CONSISTENT WITH EXPECTATIONS

Study of LGAD Detector Capacitance [F] Voltage [V] In LGAD detectors, the value of capacitance is increasing with Voltage. Why?? It’s necessary to study and better understand the Capacitance-Voltage curve of a Detector with gain. 15 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015 p p n++ p+

The CV method illustrated allows the measurement of the doping profile in silicon sensors. The method gives the correct doping concentration for standard pin diods Application of the method on LGAD sensors under study Need to improve the Cg correction to the capacitance for a better width absolute scale 16 Marco Ferrero, Universita’ Di Torino, INFN, Tredi2015