MODERN 1 st Year Review ENIAC-120003 MODERN Ref. Technical Annex MODERN_PartB Rev2 v2.4 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4:

Slides:



Advertisements
Similar presentations
ERA-LEARN Supporting the ERA-NET Learning Platform by creating a toolbox for the ERA-NET community Roland Brandenburg, FFG.
Advertisements

SAFe Automotive aRchItecture SAFARI. SAFARI_Presentation_Short_v1.ppt 2 / /P. Cuenot/ © Continental AG ARTEMIS/Call2 R&D Project Proposal Project.
Tunable Sensors for Process-Aware Voltage Scaling
CONFIDENTIAL 1 MODERN 1st Year Review June 30, 2010 WP4: Relationship between workpackages.
23/06/2009Review MODERN-WP3 S1Y2009 Wilmar Heuvelman 1 Review MODERN-WP3 S1Y2009 June 23, 2009 ST - Crolles - France.
Enabling Access to Sound Archives through Integration, Enrichment and Retrieval WP1. Project Management.
Project Review Meeting Crolles, June 22, T2.3 Task Task T2.3: Electrical characterization of PV, software (TCAD) / hardware comparison & calibration.
Alexei A. Gaivoronski IIASA, Workshop on Coping with Uncertainty, Stochastic optimization and modeling of network risk and uncertainty:
Multilevel Approach to the Reliability-Aware Design of Analog and Digital Integrated Circuits (MARAGDA) TEC C3-R Kick off meeting Bellaterra,
PLC front-end Design Review Curtis Mayberry
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
EVALUATION AND QUALITY ASSURANCE STRATEGY PRESENTED BY DR SHYAM PATIAR.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
2 nd Steering Committee Meeting October 2008, Athens and Aegina.
Kick-Off Meeting Catania – February 26, 2010 THERMINATOR Modeling, Control and Management of Thermal Effects in Electronic Circuits of the Future.
TEMPUS IV- THIRD CALL FOR PROPOSALS Recommendation on how to make a good proposal TEMPUS INFORMATION DAYS Podgorica, MONTENEGRO 18 th December 2009.
MODERN Final Review ENIAC MODERN Ref. Technical Annex MODERN_PartB Rev2 v3.8 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4: Davide.
1 Framework Programme 7 Guide for Applicants
The Preparatory Phase Proposal a first draft to be discussed.
CONFIDENTIAL Task 5.2: Demonstrator design, implementation and characterization Objectives: develop and implement demonstrator chips related to the major.
Mantychore Oct 2010 WP 7 Andrew Mackarel. Agenda 1. Scope of the WP 2. Mm distribution 3. The WP plan 4. Objectives 5. Deliverables 6. Deadlines 7. Partners.
Project Review Meeting Crolles, June 22, /09/ MODERN WP2 Review Meeting preparation Task 2.5
Software System Engineering: A tutorial
Intelligent Cargo in Efficient and Sustainable Global Logistics Operations WP5 – Open End-to-End Pilots Implementation Jose Gato Luis –
1 National Research Council - Pisa - Italy Marco Conti Italian National Research Council (CNR) IIT Institute Executive board meeting 2nd MobileMAN Workshop.
MODERN 1 st Year Review ENIAC MODERN Ref. Technical Annex MODERN_PartB Rev2 v2.4 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4:
MODERN Final Review ENIAC MODERN Ref. Technical Annex MODERN_PartB Rev2 v3.7 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4: Davide.
Silicon Solutions for the Real World 1 AID-EMC Automotive IC Design for Low EMC Review Meeting 29 augustus 2006 VILVOORDE.
Technology Strategy Board Driving Innovation Participation in Framework Programme 7 Octavio Pernas, UK NCP for Health (Industry) 11 th April 2012.
Work Package 2: ASIC building blocks for SLHC ACEOLE Twelve Month Meeting 1 st October 2009 CERN – Geneva, Switzerland Paulo Moreira.
MODERN General Meetings Plenary sessions Version: 1.0 Jan van Gerwen.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
MODERN 1 st Year Review ENIAC MODERN Ref. Technical Annex MODERN_PartB Rev2 v2.4 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4:
Integrated Risk Management Charles Yoe, PhD Institute for Water Resources 2009.
CLARIN work packages. Conference Place yyyy-mm-dd
Participation in 7FP Anna Pikalova National Research University “Higher School of Economics” National Contact Points “Mobility” & “INCO”
DonQ – Air Project presentation. DonQ-Air – About project Objective: Objective: to encourage R&D activities in the aeronautic-related.
On-Chip Sensors for Process, Aging, and Temperature Variation
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Agenda MODERN General Meetings November 9 & 10 Catania, Italy Version: 1.0 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4: Davide Pandini.
TRAMS PROJECT TERASCALE RELIABLE ADAPTIVE MEMORY SYSTEMS FP Y1 EC Review Meeting April 12 th 2011 FIRST YEAR PROJECT REVIEW MEETING Leuven, April.
Agenda MODERN WP3 Meeting November 9 Catania, Italy Version: 0.2 WP3: Wilmar Heuvelman T3.1 Michel BerkelaarT3.2 Igor Loi T3.3 Massimo PoncinoT3.4 Rick.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
United Nations Oslo City Group on Energy Statistics OG7, Helsinki, Finland October 2012 ESCM Chapter 8: Data Quality and Meta Data 1.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
1 Global Design Effort: Controls & LLRF Controls & LLRF Working Group: Tuesday Session (29 May 07) John Carwardine Kay Rehlich.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
© Services GmbH Proposal writing: Part B 2/1/ St. Petersburg, May 18, 2011 Dr. Andrey Girenko
© Services GmbH Project work plan 2/20/ St. Petersburg, May 18, 2011 Dr. Andrey Girenko
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Wojciech Jalmuzna, Technical University of Lodz, Department of Microelectronics and Computer.
Microelectronics for HEP A. Marchioro / CERN-PH-ESE.
Dr.F. Arteche EMC DEPFET Project: A general overview.
Signal conditioning Noisy. Key Functions of Signal Conditioning: Amplification Filter  Attenuation  Isolation  Linearization.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
Presenter name affiliation
WP microelectronics and interconnections
Challenges in Nanoelectronics: Process Variability
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Post-Silicon Calibration for Large-Volume Products
Helene Skikos DG Education and Culture
H2020 Infoday on Photonics Topics
A High Intensity Neutrino Oscillation Facility in Europe
Task Force Household Budget Survey Innovative tools and sources
Presentation transcript:

MODERN 1 st Year Review ENIAC MODERN Ref. Technical Annex MODERN_PartB Rev2 v2.4 WP1: Giuliana GangemiWP2: André Juge WP3: Wilmar HeuvelmanWP4: Davide Pandini WP5: Loris Vendrame Coordinator: Jan van Gerwen Date: June 22, 2010 ( hrs) Review period: :

CONFIDENTIAL 2 MODERN 1st Year Review June 22, 2010 Agenda General information (JvG) –Objectives –Consortium –Resources planned and used –Overview of deliverables and milestones status –Cooperation, dissemination and exploitation –Project management: progress, funding problems and amendments –Other issues, Q&A For WP1 (GG), WP2 (AJ), WP3 (WH), WP4 (DP) and WP5 (LV) –Relationship between workpackages –Progress, highlights and lowlights –Technical status and achievements of deliverables (incl. changes) –Cooperation –Dissemination (publications, patents), exploitation –Other issues, Q&A

CONFIDENTIAL 3 MODERN 1st Year Review June 22, 2010 Objectives The objective of the MODERN project is to develop new paradigms in integrated circuit design that will enable the manufacturing of reliable, low cost, low EMI, high-yield complex products using unreliable and variable devices. Specifically, the main goals of the project are:  Advanced, yet accurate, models of process variations for nanometre devices, circuits and complex architectures.  Effective methods for evaluating the impact of process variations on manufacturability, design reliability and circuit performance. oReliability, noise, EMC/EMI. oTiming, power and yield.  Design methods and tools to mitigate or tolerate the effects of process variations on those quantities applicable at the device, circuit and architectural levels.  Validation of the modelling and design methods and tools on a variety of silicon demonstrators. Layout and strain induced variability (Synopsys)

CONFIDENTIAL 4 MODERN 1st Year Review June 22, 2010 Consortium The MODERN Consortium features strong competence and expertise in the field of advanced technologies, with a well-balanced participation between Large Industries, SMEs, Research Centres and Universities from all over Europe. 9 Countries28 Partners

CONFIDENTIAL 5 MODERN 1st Year Review June 22, 2010 Resources planned and used

CONFIDENTIAL 6 MODERN 1st Year Review June 22, 2010 Overview of deliverables and milestones status (1)

CONFIDENTIAL 7 MODERN 1st Year Review June 22, 2010 Overview of deliverables and milestones status (2)

CONFIDENTIAL 8 MODERN 1st Year Review June 22, 2010 Overview of deliverables and milestones status (3)

CONFIDENTIAL 9 MODERN 1st Year Review June 22, 2010 Cooperation, dissemination and exploitation

CONFIDENTIAL 10 MODERN 1st Year Review June 22, 2010 Project management: progress, funding problems and amendments

CONFIDENTIAL 11 MODERN 1st Year Review June 22, 2010 Other issues Q&A

CONFIDENTIAL 12 MODERN 1st Year Review June 22, 2010 WP1: Relationship between workpackages

CONFIDENTIAL 13 MODERN 1st Year Review June 22, 2010 WP1: Progress, highlights and lowlights Task T1.x: Task name Partners (underlined task leader) : Explain in a few words: goal of task, what you did this period, what will be delivered and when. Explain in a few words: what went well, better than expected and what went worse than expected; describe corrective actions.

CONFIDENTIAL 14 MODERN 1st Year Review June 22, 2010 WP1: Technical status and achievements of deliverables (incl. changes)

CONFIDENTIAL 15 MODERN 1st Year Review June 22, 2010 WP1: Cooperation WP leader: ST-I If strong dependence on partners: list partners, describe dependence Collaboration with partners: list partners, collaboration (division of labor, role, …) Face to face meetings with: list partners (when) Telephone conferences with: list partners (when)

CONFIDENTIAL 16 MODERN 1st Year Review June 22, 2010 WP1: Dissemination (publications, patents), exploitation

CONFIDENTIAL 17 MODERN 1st Year Review June 22, 2010 WP1: Other issues, Q&A

CONFIDENTIAL 18 MODERN 1st Year Review June 22, 2010 WP2: Relationship between workpackages

CONFIDENTIAL 19 MODERN 1st Year Review June 22, 2010 Task T2.x: Task name Partners (underlined task leader) : Explain in a few words: goal of task, what you did this period, what will be delivered and when. Explain in a few words: what went well, better than expected and what went worse than expected; describe corrective actions. WP2: Progress, high- and lowlights

CONFIDENTIAL 20 MODERN 1st Year Review June 22, 2010 WP2: Technical status and achievements of deliverables (incl. changes)

CONFIDENTIAL 21 MODERN 1st Year Review June 22, 2010 WP2: Cooperation WP leader: STF2 If strong dependence on partners: list partners, describe dependence Collaboration with partners: list partners, collaboration (division of labor, role, …) Face to face meetings with: list partners (when) Telephone conferences with: list partners (when)

CONFIDENTIAL 22 MODERN 1st Year Review June 22, 2010 WP2: Dissemination (publications, patents), exploitation

CONFIDENTIAL 23 MODERN 1st Year Review June 22, 2010 WP2: Other issues, Q&A

CONFIDENTIAL 24 MODERN 1st Year Review June 22, 2010 WP3: Relationship between workpackages

CONFIDENTIAL 25 MODERN 1st Year Review June 22, 2010 Task T3.x: Task name Partners (underlined task leader) : Explain in a few words: goal of task, what you did this period, what will be delivered and when. Explain in a few words: what went well, better than expected and what went worse than expected; describe corrective actions. WP3: Progress, high- and lowlights

CONFIDENTIAL 26 MODERN 1st Year Review June 22, 2010 WP3: Technical status and achievements of deliverables (incl. changes)

CONFIDENTIAL 27 MODERN 1st Year Review June 22, 2010 WP3: Cooperation WP leader: NXP If strong dependence on partners: list partners, describe dependence Collaboration with partners: list partners, collaboration (division of labor, role, …) Face to face meetings with: list partners (when) Telephone conferences with: list partners (when)

CONFIDENTIAL 28 MODERN 1st Year Review June 22, 2010 WP3: Dissemination (publications, patents), exploitation

CONFIDENTIAL 29 MODERN 1st Year Review June 22, 2010 WP3: Other issues, Q&A

CONFIDENTIAL 30 MODERN 1st Year Review June 22, 2010 WP4: Relationship between workpackages

CONFIDENTIAL 31 MODERN 1st Year Review June 22, 2010 Task T4.x: Task name Partners (underlined task leader) : Explain in a few words: goal of task, what you did this period, what will be delivered and when. Explain in a few words: what went well, better than expected and what went worse than expected; describe corrective actions. WP4: Progress, high- and lowlights

CONFIDENTIAL 32 MODERN 1st Year Review June 22, 2010 WP4: Technical status and achievements of deliverables (incl. changes)

CONFIDENTIAL 33 MODERN 1st Year Review June 22, 2010 WP4: Cooperation WP leader: ST-I If strong dependence on partners: list partners, describe dependence Collaboration with partners: list partners, collaboration (division of labor, role, …) Face to face meetings with: list partners (when) Telephone conferences with: list partners (when)

CONFIDENTIAL 34 MODERN 1st Year Review June 22, 2010 WP4: Dissemination (publications, patents), exploitation

CONFIDENTIAL 35 MODERN 1st Year Review June 22, 2010 WP4: Other issues, Q&A

CONFIDENTIAL 36 MODERN 1st Year Review June 22, 2010 WP5: Relationship between workpackages

CONFIDENTIAL 37 MODERN 1st Year Review June 22, 2010 WP5: Test structures and demonstrators 3 tasks: “test structures”, “hw demonstrators”, “sw demonstrators” Strong dependencies from WP 2,3,4: -close the loop also directly to each WP (efficiency) -‘light’ structure for WP5 -in depth result analysis done in respective WP -WP5 deliverables: list and description of activities and result summary. First year: 3 deliverables (one per task) released on schedule major results and technical achievements discussed in the following WP5: Progress, high- and lowlights

CONFIDENTIAL 38 MODERN 1st Year Review June 22, 2010 Task T5.1: Test structures for PV analysis: design, implementation and characterization Partners: AMS, NMX, STF2, TUGI First year goals: -critical review of state of the art test structure for inter and intra die variability -possible improvements All task partners involved in D “Review of Test Structure State of the Art and First Results on Inter-Die Variability and Matching Characterization on Available Structures in Different Technology Nodes” Technology involved: 0.35um HVCMOS working up to 120V (AMS) 45nm CMOS (STM) NonVolatileMemory 1.8V (NMX) partner complementarity mismatch WP5: T5.1 Technical status, D5.1.1 achievements

CONFIDENTIAL 39 MODERN 1st Year Review June 22, 2010 AMS-TUGI standard and Kelvin probe measurement technique Accuracy vs. pad-count

CONFIDENTIAL 40 MODERN 1st Year Review June 22, 2010 AMS-TUGI Transistor (W/L=40/0.5 um/um) threshold voltage offset ΔVTH=VTH1-VTH2 lot-to-lotwafer-to-wafer

CONFIDENTIAL 41 MODERN 1st Year Review June 22, 2010 STF2 Classical vs. Kelvin type Mismatch Test-Structures Biasing algorithm and results

CONFIDENTIAL 42 MODERN 1st Year Review June 22, 2010 NMX: Combined Mismatch Test-Structures Same structure for mosfets and poly-gate resistance mismatch (possible detection: layout impact, systematic/stochastic effects, process impact) dummy on mos1 and mos2 dummy on mos2 only L of mos2 slightly changes

CONFIDENTIAL 43 MODERN 1st Year Review June 22, 2010 Task T5.2: Demonstrator: design, implementation and characterization Partners: IFXA, NXP, UPC, THL, TMPO, LETI, TUGI, AMS First year goals: general preparatory activities for hw demonstrators and basic concept verification for noise, compensation and other test-chip architectures. IFXA and NXP partners involved in D “Basic concept verification of noise, compensation, test chip architectures”. Other partners: -AMS and TUG: preparatory definition of benchmark cases and tools for PV aware and lifetime-critical device models of WP2 -LETI: preliminary steps to implement on silicon (32 nm) a Local Adaptive Voltage and Frequency Scaling (LAVFS) architecture based on WP3 and WP4 developments; principle Vdd-Hopping' technique, major activities on analog sub-bloks for actuators, PVT sensors and timing slack monitors in 32 nm -UPC: preparatory activities to design single supply voltage level shifters and regular digital structures from WP4 -TIEMPO activities will start in the second year -THL activities in the next year WP5: T5.2 Technical status, D5.2.1 achievements

CONFIDENTIAL 44 MODERN 1st Year Review June 22, 2010 IFXA: Monitor & Control (compensation) and test- chip architectures TC1: verification of aging simulations of WP3-T3.3 Two stages Miller compensated OP-AMP + stress&test measurement concept for fast transients (us….100s) Preliminary results: aging mainly generates offset and transient relaxation effects significantly impact the generated offset until a steady state is reached in the range of several seconds

CONFIDENTIAL 45 MODERN 1st Year Review June 22, 2010 IFXA: Monitor & Control (compensation) and test- chip architectures TC2: Monitor & control concepts under development -array of matched devices that are biased with equal stress conditions -switch degradation monitor by ring-oscillators (degradation of resistance will decrease the frequency) -ADC concept including error correction Preparatory steps for TC3 VCO test-bench / disengageable VCO (ring aged acting as PLL) TC2 layouts and ring concepts

CONFIDENTIAL 46 MODERN 1st Year Review June 22, 2010 NXP: Substrate Noise Previous work (MEDEA+ Robin): measured noise by sensors for different protections to be improved by deembedding techniques New test chip “Neptune 5”, 65nm CMOS Features: -complex radio front ends as victims -digital IO buffers as aggressors -various grounding strategies -impact of different seal rings (analogue and digital GNDs) contribution to the substrate noise coupling -metal and FIB options sensor

CONFIDENTIAL 47 MODERN 1st Year Review June 22, 2010 Task T5.3: Software demonstrator and tool prototype Partners: SNPS, NXP, ST-I, THL Project goals: Demonstrations of TCAD and CAD prototype software tools to asses the methodologies and algorithms coming out from WP2/3/4. D5.3.1 “Report on Software prototype implementation of Model Order Reduction for Multiple Input Multiple Output systems of R, RC, RCL” by NXP only. Other partners: -ST-I activity from 2 nd year -Thales: working on a pedestrian detection application to be used on top of the architecture developed in T4.3 to test the repairing capabilities with the fault scenarios from T4.5. -SNPS: preparation works (tool/methodology development for Sentaurus device, definition of benchmark structures, preparation of hardware data, testing) for next year activity; implementation of the Green’s Function method for geometrical fluctuation in 3D. Strong links with task T2.2. WP5: T5.3 Technical status, D5.3.1 achievements

CONFIDENTIAL 48 MODERN 1st Year Review June 22, 2010 NXP: Model Order Reduction Focus: Parametrized MOR that preserve sub-structure, accuracy and stability (passivity) SparseMA: the proposed model approximation

CONFIDENTIAL 49 MODERN 1st Year Review June 22, 2010 WP5: Cooperation WP leader: NMX -Coordination among WP leaders in general meetings and separate phone calls -Task on-line meetings with participation of WP4 leader: T5.1 January 2010, T5.2 December 2009, -Phone calls and s contacts for the “day by day” activities -Dedicated phone calls and for the “CMP” silicon (see later) -Strongest cooperation is within “national clusters” -LIRMM will partecipate to this WP through the cooperative activities they are involved in the other WPs. LIRMM is planning, for the second year, the design, in close cooperation with CEA/LETI, of a platform based on an array of processing elements, called Smart ModEm Processors (SMEP), interconnected by a Network-on-Chip

CONFIDENTIAL 50 MODERN 1st Year Review June 22, 2010 WP5: Dissemination (publications, patents), exploitation NMX: L. Bortesi, L. Vendrame, G. Fontana,”Combined test structure for systematic and stochastic Mosfets and gate resistance process variation assessment”, IEEE ICMTS 2010, pp ??? LIRMM :MPSoC plateform has been validated by simulation, first results presented at the DATE conference ???? ifat iprs2010 IFXA: F. Chouard, Ch. Werner, M. Fulde, D. Schmitt-Landsiedel, “A Test Concept For Circuit Level Aging Demonstrated By A Differential Amplifier”, IEEE IRPS 2010 pp

CONFIDENTIAL 51 MODERN 1st Year Review June 22, 2010 WP5: Other issues, Q&A Part on the silicon (partners linked to the French cluster) will be spinned using CMP facilities: - plans of silicon runs are not under control of the partners - “additional” external schedule to be carefully taken into account. - risk assessment delivered (D.6.1.3) - continuous monitoring is ongoing - safer solution: 65nm CMOS technology (not very aggressive but useful for concept and methodologies proof)

CONFIDENTIAL 52 MODERN 1st Year Review June 22, 2010 WP5: Technical status and achievements of deliverables (incl. changes)

CONFIDENTIAL 53 MODERN 1st Year Review June 22, 2010