Detector to chip. Electronic here Detector (here only bottom stack) PCB.

Slides:



Advertisements
Similar presentations
Machine Vision Applications Case Study No. 6 Inspecting Clear Glass or Plastic Bottles.
Advertisements

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
USC Signal Integrity Lab Course 2 Ansoft High Frequency Structure Simulator (HFSS) ELCT 762 USC.
A NEW PRINTED QUASI-LANDSTORFER ANTENNA
N-XYTER Hybrid Developments Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15 th 2008.
CIS 235: Networks Fall, 2007 Western State College Welcome to CIS 235 Computer Networks Fall, 2007 Prof Peterson.
Progress towards a Long Shaping-Time Readout for Silicon Strips Bruce Schumm SCIPP & UC Santa Cruz SLAC LCWS05 July 28-31, 2004.
GLAST LAT Readout Electronics Marcus ZieglerIEEE SCIPP The Silicon Tracker Readout Electronics of the Gamma-ray Large Area Space Telescope Marcus.
GlueX Collaboration Meeting, Newport News, October 25-27, 2007 GlueX Simulations Status Report Richard Jones GlueX Collaboration Meeting, Newport News,
Andrei Nomerotski 1 External Electronics : WP4 Andrei Nomerotski, LCFI Collaboration Meeting 28 March 2006 Outline  Test Boards for Sensors : MotherBoards.
LHCb VELO Upgrade Medipix/Timepix PR01 Testbeam
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Unit 2 Present Progressive and Simple Present. Unit 2 Present Progressive and Simple Present 2 Present Progressive.
PCB layout issues PCB alignment and spacing MMM meeting, 22/01/2014G. Sekhniaidze/ J. Wotschack1.
STS Simulations Anna Kotynia 15 th CBM Collaboration Meeting April , 2010, GSI 1.
Current ILC work at Fermilab Electrical Engineering Dept.
Modeling Process CSCE 668Set 14: Simulations 2 May be several algorithms (processes) runs on each processor to simulate the desired communication system.
Ciemat Mechanical Structure Proposal for a DHCAL m 3 Prototype. Enrique Calvo Alamillo Paris
SLHC Pixel Layout Studies S. Dardin, M. Garcia-Sciveres, M. Gilchriese, N. Hartman LBNL November 4, 2008.
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
1 SiLC sensors for the LP-TPC Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
Process Modeling NADDI Sprint March. Background Prior to the NADDI 2014 Sprint a design paper on the process model was developeddesign paper It.
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
SOC 710 Camera --System Design and Signal Test Jin Wu
Ooo Performance simulation studies of a realistic model of the CBM Silicon Tracking System Silicon Tracking for CBM Reconstructed URQMD event: central.
Electronic Notetaking Take your notes directly into the slide. Each slide reflects a different point or idea. You can copy and paste, or put the ideas.
Casper 2010Marc Torres Part 2: Building blocks for the next generation.
10-25 years of DØ FranceE. Kajfasz1 -France RunII RunIITracking Hard/Soft-ware with.
Integrated electronic optical switches in future chip ion trap Shu, Gang 5/24/2006.
Today we will be learning: to make models accurately to build solid shapes from cubes by following instructions.
Resistive bulk Micromegas panels for the TPC D. Attié, P. Colas, E. Delagnes, M. Dixit, A. Giganon, M. Riallot, F. Senée, S. Turnbull Introduction Status.
Broadband Planar Antennas
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
PHASE-1B ACTIVITIES L. Demaria – INFN Torino. Introduction  The inner layer of the Phase 1 Pixel detector is exposed to very high level of irradiation.
Structure Update Installation & Building Update Revisions Outlined Costs Revisited (since given to Gina) Jeff Nelson Fermilab.
1 Practical considerations on train antenna design CSEM.
Why Effective Er is not the same as Bulk Er Ken Taylor
Space Sciences Laboratory, University of California, Berkeley SSL-UCB, ALD MCP Test Progress ML201-B-2 12nm ALD After cleaning ML201-B-1 6nm ALD.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
TOF code status report : raw data data visualization geometry A. De Caro for the TOF group.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
The Detector Performance Study for the Barrel Section of the ATLAS Semiconductor Tracker (SCT) with Cosmic Rays Yoshikazu Nagai (Univ. of Tsukuba) For.
The SLHC CMS L1 Pixel Trigger & Detector Layout Wu, Jinyuan Fermilab April 2006.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Study & Design of Micro-strip Patch Antenna
ITE Hirakjyoti Nath Class 7
To: “50 MHz & UP” CLUB, North California
Carrying Capacity.
Kick-off meeting Embedded Control Project (ECP)
n-XYTER Hybrid Developments
New MPGDs at CERN PCB Workshop
Detector building Notes of our discussion
Analog FE circuitry simulation
for a scintillator based MTT
Microwave Passives Anurag Nigam.
Large bolometer arrays on radio telescopes.
IFR detector mechanics
the first card insert text here.
Assembly order PCB design
Band Pass Filter Design & Simulation
How to complete a ‘Diamond 9’ exercise
Diode Detector Notes: You simulate the circuit with 2-port Data element and the capacitor to just find that the data is in and that the circuit is functioning.
Diode Detector Notes: You simulate the circuit with 2-port Data element and the capacitor to just find that the data is in and that the circuit is functioning.
HBP impedance calculations
Give 6 different extension strategies and explain the problems that businesses might face implementing them. What’s happening here and what potential problems.
How do I get experimental information on bond lengths in simple
Readahead FSMs, Readback FSMs, and Reduce States
I have… I have… Who has 3:40? Who has 12:20? I have… I have…
Welcome to Who Wants to be a Winner?.
Presentation transcript:

Detector to chip

Electronic here Detector (here only bottom stack) PCB

Specs <3 GHz bandwith As small as possible to limit dead space As simple as possible Possibility to dissemble

Transition 1 Strip dimension shrink (W/L = cst) Transition here ?

Transition 2 Continuous microstrip to coplanar transition Problem: Transition 1 & 2 implies coating a PCB with an angle which might not be possible and expansive

Real world implementation Instead of having an angle in the PCB the angle can be made via staking of layers. In PCB we can have up to 16 layers. Need to be simulated. Vias not represented here

Transition 2 simplest implemetation

Transition 2 improvement improvement Field rotation The via transition could be replaced by progressive stacking of layer for a smoother transition.

Status Model being put in HFSS for field simuation. PCB card design started with the help of Mircea. Help given by Xioahuan (Klaus’ student) working on the same issues. All ideas to go from PCB to microstrip are welcome.