Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x.

Slides:



Advertisements
Similar presentations
Motherboard Components Used for Communication Among Devices
Advertisements

COPPER Status T.Higuchi / KEK Jul.4 th, B2GM Meeting.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
ESODAC Study for a new ESO Detector Array Controller.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Takeo Higuchi Institute of Particle and Nuclear Studies, KEK; On behalf of COPPER working group Jan.20, 2004 Hawaii, USA Super B Factory Workshop Readout.
Application of NetFPGA in Network Security Hao Chen 2/25/2011.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Takeo Higuchi Institute of Particle and Nuclear Studies, KEK on behalf of the COPPER working group Apr.22,2005Super B Factory Workshop Detector (DAQ/Computing)
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
RENO Electronics - QBEE - 장 지 승 ( 전남대학교 ) RENO Collaboration Meeting,
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
BESIII Electronics and On-Line BESIII Workshop in Beijing IHEP Zhao Jing-wei Sheng Hua-yi He Kang-ling October 13, 2001 Brief Measurement Tasks Technical.
Takeo Higuchi IPNS, KEK COPPER Revision and New CPU.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013.
TDC and ADC Implemented Using FPGA
GBT Interface Card for a Linux Computer Carson Teale 1.
VIRGO Control System Upgrade: Multi-DSP Board Alberto Gennai INFN Pisa LIGO-G Z.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Takeo Higuchi IPNS, KEK Belle DAQ group Detector R&D: Belle DAQ System 2008/12/06New Hadrons with Various Flavors.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
A Novel Digitization Scheme with FPGA-based TDC for Beam Loss Monitors Operating at Cryogenic Temperature Wu, Jinyuan, Arden Warner Fermilab Oct
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
MOLLER DAQ Aug 2015 meeting Team : R. Michaels, P. M. King, M. Gericke, K. Kumar R. Michaels, MOLLER Meeting, Aug, 2015.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
R&D for single gap -Use the HARDROC ASICs, SiGe technology (well tested and available) HARDROC : 64-channel, 2-bin readout (3 comparators, 3 thresholds),
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.
Total Embedded Solutions SubSystems. Total Embedded Solutions SubSystems Agenda SSD Background Embedded Products –MIPS based processor products –I/O cards.
Development of PCI Bus Based DAQ Platform for Higher Luminosity Experiments T.Higuchi, 1 H.Fujii, 1 M.Ikeno, 1 Y.Igarashi, 1 E.Inoue, 1 R.Itoh, 1 H.Kodama,
1 CDC Readout - upgrade for Higher Luminosity - Y.Sakai (KEK) 29-Oct-2002 TRG/DAQ Review of Status/Plan (based on materials from S.Uno/M.Tanaka)
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Update on works with SiPMs at Pisa Matteo Morrocchi.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
TDC and ADC Implemented Using FPGA
Straw readout status Run 2016 Cover FW SRB FW.
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
ATLAS Pre-Production ROD Status SCT Version
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Computer Hardware.
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
CoBo - Different Boundaries & Different Options of
Possible Upgrades ToF readout Trigger Forward tracking
GlueX Flash ADCs 3425 PMT channels Forward, Barrel Calorimeters
Commodity Flash ADC-FPGA Based Electronics for an
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Presentation transcript:

Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x 2 = QTC + Pipeline TDC COPPER + QTC + FPGA TDC FINESSE MWPC~200QTC + Pipeline TDC COPPER + QTC + FPGA TDC FINESSE GEM ?QTC + Pipeline TDC COPPER + QTC + FPGA TDC FINESSE Active Target (MPPC?) ~500QTC + Pipeline TDC COPPER + QTC + FPGA TDC FINESSE Counters~120QTC + Pipeline TDC Pipeline HR-TDC COPPER + QTC + FPGA TDC FINESSE COPPER + HR-TDC FINESSE

QTC QTC : Charge to time converter –ICRR SK group have developed QTC ASIC since –Practical version of QTC will develop this year. –Production of QTC will go in –KEK group is developing ASIC for charge measurements.

ICRR SK group ’ s slides (signal processing)

ICRR SK group ’ s slides (basic performance of QTC ASIC)

ICRR SK group ’ s slides (linearity of QTC)

ICRR SK group ’ s slides (time resolution of QTC)

ICRR SK group ’ s slides (Read-out board Q-bee)

Device Candidates (Pipeline TDC) TDC for Chambers and Counters –FPGA base TDC FINESSE Same hardware with MWPC encoder 1GHz counting / 1nsec resolution –4 different phase 250 MHz clock 32 ch / card Basic components are working. –AMT-FINESSE Timing resolution : 0.78 ns/bit Dynamic range :17 bit 24 ch / card Ready

Device Candidates(FADC) FADC for CsI(Tl) charge –65MHz FADC-FINESSE 65 MHz sample, 12bit FADC 8ch / card Differential input self trigger-acceptable

Device Candidates (HR-TDC) High resolution TDC for TOF –acam TDC chip, TDC-GP2, TDC-GPX TDC-GP2 : 50ps rms resolution, 1.8msec measurement range –High speed TMC ASIC ~30 psec resolution (aim) R&Ds are progressing in KEK

Research schedule QTCDebugging by ICRR person Negotiation with ICRR person Develop modules production HR-TDCEvaluation acam chip and KEK ASIC Develop modules production FADC for CsI(Tl) Read-out test with CsI(Tl)Modify for TREK detectors production FPGA TDC Develop and debugging Modify for TREK detectors production

KEK-VME System - A Versatile Read-out System - KEK-VME crate VME crate with extended power supply Front-end daughter card 500MHz, 8bit FADC 65MHz, 12bit FADC TMC … Read-Out module KEK-VME G.G/C.G. KEK-VME general I/O (NIM/ECL/LVDS) Read-out part Trigger part (Replace for NIM module)

Read-out module (COPPER) COPPER 9U euro card(VME) 4 Front-end A/D card slot Processor PMC slot (on-board PC) Trigger module slot general PMC slot VME-32 interface 1MB x 4 FIFO 32bit 33MHz PCI bus 2 network interface –Processor module –On-board NIC A/D card slot Trigger module Slot (PMC) PMC slot (Processor) PCI (PMC) VME Network Radisys EPC MHz Pentium IIIm Up to 512 MB SDRAM with ECC. 10/100 BaseT Ethernet port On-board Compact Flash socket. 32-bit 33/66 MHz PCI bus interface. Standard Linux working