IUCAA FOCAL PLANE ARRAY CONTROLLER (IFPAC) Inter-University Centre for Astronomy and Astrophysics, Pune, INDIA Virtex-5 FPGAEthernet / RocketIO via SFP.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.
256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k Raytheon VIRGO detectors Largest ever such system Leander H. Mehrgan.
TMT-India:Instrumentation A. N. Ramaprakash. TMT Instrumentation Meeting 2010 India has joined TMT project as an observer
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
SDW TAORMINA A NEW GENERATION OF DATA AND CONTROL INTERFACES FOR DIGITAL DETECTORS F. Bortoletto 1, M. D’Alessandro 1, E. Giro 1, R. Cosentino 2,
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Центр атестації педагогічних працівників 2014
Галактики і квазари.
Характеристика ІНДІЇ.
Процюк Н.В. вчитель початкових класів Боярської ЗОШ І – ІІІ ст №4
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
USB controller chip USB connector Spartan-III FPGA as a main controller D Connector for 5 volt DC voltage in SMA connector for external clock / sync On.
ZTF Server Architecture Roger Smith Caltech
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Understanding Data Acquisition System for N- XYTER.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
UV - Visible Systems Peter Moore AURA / NOAO / ETS.
Духовні символи Голосіївського району
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
THE WEEKLY DETECTOR Taormina, Italia June, 2005 € 0.00 The Nerds are Back In Town !! This Week’s Forecast Clear Skies Seeing 0.4” Some Ash Warm.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CMX Collection file for current diagrams 30-Apr-2014.
2007 detectors study at CERN 1.SiPM time resolution 2.MAPD S60 3.Blue sensitive MAPD 4.New 16ch board 5.New HV.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Digitization System R&D for APV25 Xinglong Li China Institute of Atomic Energy ( 中国原子能科学研究院 )
Date of download: 6/6/2016 Copyright © 2016 SPIE. All rights reserved. The block diagram of the CMOS readout circuit structure. Figure Legend: From: Design.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.
“Medium Term”: VFAT2 + SRS readout system
The Jülich Digital Readout System for PANDA Developments
PRAD DAQ System Overview
Future Hardware Development for discussion with JLU Giessen
MPGD Detectors and Electronics at CIAE
Status of the Merlin Readout System
Telescopes.
Mark Hunten NOAO MI Program
MAHESH BURSE, IUCAA, PUNE, INDIA
SIDECAR ASIC Characterization Dan Pontillo
Background Developed by Teledyne Scientific & Imaging, LLC
DEVELOPMENT OF A TOF-PET PROSTATE PROBE READOUT SYSTEM
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Проф. д-р Васил Цанов, Институт за икономически изследвания при БАН
ЗУТ ПРОЕКТ на Закон за изменение и допълнение на ЗУТ
Електронни услуги на НАП
Боряна Георгиева – директор на
Сътрудничество между полицията и другите специалисти в България
Съобщение Ръководството на НУ “Христо Ботев“ – гр. Елин Пелин
НАЦИОНАЛНА АГЕНЦИЯ ЗА ПРИХОДИТЕ
ДОБРОВОЛЕН РЕЗЕРВ НА ВЪОРЪЖЕНИТЕ СИЛИ НА РЕПУБЛИКА БЪЛГАРИЯ
Съвременни софтуерни решения
ПО ПЧЕЛАРСТВО ЗА ТРИГОДИШНИЯ
от проучване на общественото мнение,
Васил Големански Ноември, 2006
МЕДИЦИНСКИ УНИВЕРСИТЕТ – ПЛЕВЕН
Стратегия за развитие на клъстера 2015
Моето наследствено призвание
Правна кантора “Джингов, Гугински, Кючуков & Величков”
Безопасност на движението
SIDECAR ASIC characterization
Presentation transcript:

IUCAA FOCAL PLANE ARRAY CONTROLLER (IFPAC) Inter-University Centre for Astronomy and Astrophysics, Pune, INDIA Virtex-5 FPGAEthernet / RocketIO via SFP USB 2.0 Clock card with a backplane during LAB tests

IUCAA FOCAL PLANE ARRAY CONTROLLER (IFPAC) Multi-FPGA, Multi-Interface, Scalable generic controller for wide variety of astronomical detectors Basic Single FPGA, 2 card system can be used for TWO 4 output or ONE 8 output detector, with up to 1 M pixel/sec pixel rate per channel Two Basic systems can be combined in Master-Slave fashion to double the functionality (i.e. 16 output detector controller) More than two basic units can be run simultaneously and in sync for Mosaics. Detector and observation specific ROI readout clock generation for up to 16 output detector. 4 Ch. Single board version with DCDS is being developed to use for ZTF and WasP instruments at Palomar

IUCAA FOCAL PLANE ARRAY CONTROLLER (IFPAC) THANK YOU For more information please come and have a look at my poster which is located at L14.