REDNET Prototype overview Rok Stefanic the best people make cosylab.

Slides:



Advertisements
Similar presentations
Digital Computer Fundamentals
Advertisements

User Oriented APIs for Timing System Jim Chen Hytec Electronics Ltd Timing Workshop – 5 th June 2014, Prague.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
Multi Functional Digital Fault Recorder
WHAT IS AN OPERATING SYSTEM? An interface between users and hardware - an environment "architecture ” Allows convenient usage; hides the tedious stuff.
FPGAs for HIL and Engine Simulation
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
Guitar Effects Processor Critical Design Review October, 07, 2003 Groups Members: Adam Bernstein Hosam Ghaith Jasenko Alagic Matthew Iyer Yousef Alyousef.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
The TIMING System … …as used in the PS accelerators.
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
Spring EE 437 Lillevik 437s06-l2 University of Portland School of Engineering Advanced Computer Architecture Lecture 2 NSD with MUX and ROM Class.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April Kukhee Kim.
IMPROVING THE MRF BASELINE Prague, June 5 th 2014.
Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.
WP CO Column Status and Progress October 7th, 2010 Johannes Gutleber PR a-JGU, October 7th, 2010 J. Gutleber 1 R. Gutleber.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007.
CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
EEE440 Computer Architecture
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS Timing System (pattern design, evGUI, and high level) Mike Zelazny for LCLS Timing.
Chapter 4 MARIE: An Introduction to a Simple Computer.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
PR a-JGU, October 9th, 2011 J. Gutleber 1 MedAustron PXI Systems at CERN Johannes Gutleber Roland Moser.
1: Operating Systems Overview 1 Jerry Breecher Fall, 2004 CLARK UNIVERSITY CS215 OPERATING SYSTEMS OVERVIEW.
Stephanie Allison LCLS Controls Software Meeting Dec 6, 2007 How To Set Up for the Event System on an IOC with an EVR(s) Assumes.
MACS week 2/2011 status report nearly end of CWO-3) Joze Dedic … on behalf of CSL MA team the best people.
REDNet - Status overview Rok Stefanic Ziga Kroflic
FECOS the best people make cosylab Matej Miha Rok
FECOS Status overview the best people make cosylab Matej Šekoranja Miha.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
ProShell Procedure Framework Status MedAustron Control System Week 2 October 7 th, 2010 Roland Moser PR a-RMO, October 7 th, 2010 Roland Moser 1.
ESS Timing System Prototype 2012 Miha Reščič, ICS
Multiple Interrupts Each interrupt line has a priority Higher priority lines can interrupt lower priority lines If bus mastering only current master can.
Vertical column Joze Dedic … on behalf of CSL MA team the best people make cosylab.
ProShell Procedure Framework Status MedAustron Control System Week 3 October 3 rd, 2011 Roland Moser PR a-RMO, October 3rd, 2011 Roland Moser 1.
Page Beam Instrumentation mini- workshop Conclusions from the Hardware, Timing and MPS mini-workshop Lund, Miha Reščič Deputy Head of
Main Timing System Overview
LCLS Timing Software and Plan
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Beam Sync Output - fiber, one microsecond pulse of Beam Sync Input
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Development of built-in diagnostics in the RADE framework (EN2746)
Programmable Logic Controllers (PLCs) An Overview.
LCLS Timing Outline Scope The order of things
LCLS Timing Outline Scope The order of things
William Stallings Computer Organization and Architecture
Presentation transcript:

REDNET Prototype overview Rok Stefanic the best people make cosylab

Outline What does REDNET provide to the users What we have done in CWO2 What follows in CWO3 Cosylab

What does REDNET provide to the users How it looks like SCS 1. MTG 2. Transport 3. receivers w/ equipment Cosylab prepare data process data in hard real- time make sure everybody gets the same time (200m = ~1  s) decode events and poke equipment

MTG prepares the cycles VAA asks the MTG to start the run Receivers generate responses (dig. outputs, irq, triggers…) What does REDNET provide to the users How it works Cosylab VAA announces a Run MTG generates timing events

What does REDNET provide to the users MTG Cosylab PXI crate Controller LV RT MRF EVG 5 Execution slot tables (priorities) 1  s granularity of event emission Emission of asynchronous timing events 10 Hz heartbeat timing event (time grid) GPS time and clock distribution

What does REDNET provide to the users MTR – controlling the devices Cosylab Digital/optical outputs Re-distribution of timing events to PXI cards Trigger neighbor PXI cards LabView application notification Cosylab PXI Controller LV RT MRF EVR Other PXI modules

What does REDNET provide to the users MTR - controlling the devices Cosylab No configuration files needed. Device specific application requests the MTR which responses it needs (+ parameters such as timing event, pulse delay, width…) Multiple interfaces can be used concurrently Cosylab

What does REDNET provide to the users Responses – Auxiliary interface outputs Cosylab Pulses or output toggle Configurable pulse delay and width (< 10 ns steps) Each digital/optic output can have different configuration (ES, event, delay, width, type) Cosylab

What does REDNET provide to the users Responses – Redistribution of events to PXI cards Cosylab Received timing event is distributed to other PXI modules EVR distributes timing event value and execution slot to which the event belongs Cosylab

What does REDNET provide to the users Responses – Triggering PXI cards Cosylab Trigger pulses generated on PXI star trigger lines Useful for simple devices (ADC cards etc.) which only need trigger signals Cosylab

What does REDNET provide to the users Responses - LabView application notification Cosylab IRQ to specific timing event Received event delivered to FECOS components running in parallel Cosylab

What we have done in CWO2 Documentation  Requirements in detail  Top level architecture and design  Test cases  All documentation as Enterprise Architect models Fully mastered the MRF EVG and EVR cards  LabView + cPCI + FPGA Gbps fiber link Prototype  MTG Supervisory app  Emission of timing events, commands, asyn. events, acknowledgments, uses FECOS… Cosylab

What have we done in CWO2 REDNET Prototype Cosylab

What have we done in CWO2 REDNET Mock-up demo Listing of available sequence files on HDD Sequence file editing Emission and reception:  Timing events  Commands  Asynchronous timing events Acknowledgments  Each MTR sends ACK  MTG lists all received ACKs Cosylab

What have we done in CWO2 REDNET Prototype contd. Response generation:  I/O signals on MRF EVR  Received events distributed over PXI RT trigger bus (PCC)  SW notifications  User can configure responses Cosylab

What follows in CWO3 Internal architecture design for the MTG and MTR:  LabView application  FPGA (MRF EVG & EVR) Implementation of the system  Full size accelerator cycles  HDD utilization management  Full auxiliary interface outputs support  Heartbeat event generation  MTR & MTG configuration (xml files)  Execution slot support  Synchronization with GPS  … Cosylab

Cosylab 2010 Thank you for your attention Questions?