CERN 15.02.2013 ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia TRT ROD Update Colin Gay.

Slides:



Advertisements
Similar presentations
Performance of Cache Memory
Advertisements

CS252: Systems Programming Ninghui Li Program Interview Questions.
Tetris and Genetic Algorithms Math Club 5/30/2011.
Alchemy Electronics Area Array Solder Bumping at the Substrate Level.
Chapter 6 Photoshop and ImageReady: Part II The Web Warrior Guide to Web Design Technologies.
ABSTRACT The goal of this project was to create a more realistic and interactive appliance interface for a Usability Science class here at Union. Usability.
SE 313 – Computer Graphics Lecture 14: Armatures Lecturer: Gazihan Alankuş 1.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
Intellectual Property or Concept Generation Fundamentals of Engineering Design Chapter 6 (skip Chapter 5)
Soldering Basics. Ground rules for soldering Rule 1: Irons get hot. Be safe. Rule 2: You need to wet your sponge. This wet sponge is used to clean the.
Spring 2002EECS150 - Lec15-seq2 Page 1 EECS150 - Digital Design Lecture 15 - Sequential Circuits II (Finite State Machines revisited) March 14, 2002 John.
Handling Categorical Data. Learning Outcomes At the end of this session and with additional reading you will be able to: – Understand when and how to.
ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.
Sequential circuit design
TRT DCS overview Elzbieta Banas Zbigniew Hajduk Jolanta Olszowska (INP PAS Cracow) ID Week /TRT Operation1.
How To Solder By: Stephen Eibling.
10/31/2008EECS150 Lab Lecture #10 The Waveform Generator EECS150 Fall Lab Lecture #10 Chris Fletcher Adopted from slides designed by Chris Fletcher.
Module 6 Lesson 16.
O RERATıNG S YSTEM LESSON 10 MEMORY MANAGEMENT II 1.
MGS Testing A High Level Overview of Testing in Microsoft Games Studio Joe Djorgee – Test Lead.
PHY 202 (Blum)1 More basic electricity Non-Ideal meters, Power, Power supplies.
Computing hardware CPU.
Stained Glass Window Advanced Glass Art Option One Christine Burris Instructor.
CAD Service Update 20 September 2012 P.O. Friman CAD Service EDMS: th Catia Forum.
Section 3.1B Other Sampling Methods. Objective: To be able to understand and implement other sampling techniques including systematic, stratified, cluster,
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Aug 5, 2013.
(Business) Process Centric Exchanges
ATLAS Calorimeter Argon Gap Convection Test Bed Brian Cuerden 24 Apr
Using Inheritance to Share Implementations CS 5010 Program Design Paradigms "Bootcamp" Lesson 12.1 © Mitchell Wand, This work is licensed under.
Mountains and Basins BOK 7-8 Open your BOK to pages 7-8 Write the page numbers in the TOP OUTSIDE CORNERS. Date page 7 by the spiral. Title the top margin.
Diagnostic Pathfinder for Instructors. Diagnostic Pathfinder Local File vs. Database Normal operations Expert operations Admin operations.
We want to calculate the score for the yellow box. The final score that we fill in the yellow box will be the SUM of two other scores, we’ll call them.
ATLAS Calorimeter Argon Gap Convection Test Bed April 25,
RAL Instrumentation DepartmentViraj Perera Generic Test Module & BGAs Similar architecture to DSS with Virtex FPGAs.
AND/OR - Are MC and Data (in)consistent? - further analysis and new measurements to do - Effects on inefficiency evaluation 1 G. Martellotti 21/05/2015.
Status of NA62 straw electronics Webs Covers Services Readout.
Tetris Agent Optimization Using Harmony Search Algorithm
4 Dec 2008G. Rakness (UCLA)1 Online Software Updates and RPC data in the RAT …including Pad Bit Mapping and Efficiency… Greg Rakness University of California,
Physical Memory and Physical Addressing By Alex Ames.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
CS1Q Computer Systems Lecture 8
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
Warm up… Factor Patterns Learning Objective: To investigate the factors of a number Success Criteria:  To be able to identify the factors of a number.
PHY 202 (Blum)1 More basic electricity Non-Ideal meters, Kirchhoff’s rules, Power, Power supplies.
Sequential Logic Flip-Flop Circuits By Dylan Smeder.
Olivier Callot 5 June 2007 Electronic Logbooks Why moving away from Atlog ? Proposed improved configuration Release schedule.
The Yale TRT Effort Paul Tipton, Yale University TRT 20 th Anniversary, June 26, TRT 2013 It’s all Brig’s Fault.
ISA 95 Working Group (Business) Process Centric Exchanges Dennis Brandl A Modest Proposal July 22, 2015.
CS3771 Today: Distributed Coordination  Previous class: Distributed File Systems Issues: Naming Strategies: Absolute Names, Mount Points (logical connection.
HORIZONTAL OFFENSE some principles apply to this offense so remember the golden rules! 1. Don’t throw over a players head, or in other words stay wide.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Buffering Techniques Greg Stitt ECE Department University of Florida.
Patterns and sequences
Backprojection Project Update January 2002
Name: Aimee McLaughlin
CSC 421: Algorithm Design & Analysis
CSC 421: Algorithm Design & Analysis
Tower 8 – X6 anomaly MRB Meeting – 24 August 2005.
CSC 421: Algorithm Design & Analysis
TLC: A Tag-less Cache for reducing dynamic first level Cache Energy
Lidia Cucurull, NCEP/JCSDA
Arithmetic and Decisions
Patterns and sequences
CSC 421: Algorithm Design & Analysis
ECE 352 Digital System Fundamentals
ECE 352 Digital System Fundamentals
Payload 2015 Class 8 By Jeff Dunker 5/22/ Beginner Payload.
Photographic Compositions
Step by Step Process of BGA Reballing
Presentation transcript:

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia TRT ROD Update Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Spares 8 Spares are mostly working – The issue that keeps them from being usable is that typically 1 of the NSEs is not functioning correctly – Rest of the board looks good Tried some local investigation, but haven’t isolated the cause We’ve spent some time xraying the NSEs (working and not) as well as some other chips to evaluate the quality of the solder joints Recall – for the spares, we moved to an all lead-free solder process, consistent with requirements at the fabrication time of the second set of boards Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Spares However, the only part that was not available in a lead-free version was the NSE We took the approach of removing the leaded solder balls and reballing the chips with lead-free solder – (Recall lead-free solder melts at a higher temperature than leaded) Not entirely surprising that any issues would be with the parts that have been through the most heating cycles.... Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Spares Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Middle region (no balls for our size NSE) Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Spares Focus of xray is in centre of image, so there is some parallax at edges However, some balls near corners seem a bit elongated – Not sure if this is an issue or not Some strange effects in middle section – see images – The 128k NSE chip we use does not have the balls in the middle square filled – only the outer 3 rows are needed – The larger sized 256k uses those balls for extra power. We added pads to the board in case we decided we needed the larger size chip. – However, there are some odd blobs in that area that we don’t understand Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Spares Will remove a few (non working!) chips and visually inspect Plan to reball NSE and try to replace. If successful, will try to recover all the 8 boards. Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Clock Sync studies Have not been able to reproduce the rare loss-of-sync that happens on a few boards at high occupancy Tried playing with power to board, but no success in creating a similar effect yet Have new function generator arriving next week (delivery is about 6 weeks late) that will let us play with input clocks in a more controlled manner to try to reproduce the effect If we get the last spares working, this will help in testing statistics – one board may be more stable than ones on a timing edge, etc … Colin Gay

CERN ATLAS ID Week: TRT ROD Update Colin Gay University of British Columbia Firmware modifications 23-bit firmware ready for large-scale testing Passes all local tests If works in full system, should be able to make a version that can be configured to run either 27 bit or 23 bit, selectable at runtime (I think the extra logic needed to switch at runtime should not affect the data unpacking path enough to throw off the timing margins) Hardcoding of top 20 or so patterns, to avoid NSE lookup not yet implemented Clock speedup for NSE to increase bandwidth needed at highest occupancy – Sometimes reduced timing margins need creative solutions to eliminate logic layers and help optimize the place/routing Colin Gay