Power Management for Nanopower Sensor Applications Michael Seeman EE 241 Final Project Spring 2005 UC Berkeley.

Slides:



Advertisements
Similar presentations
Telos Fourth Generation WSN Platform
Advertisements

Analog Quick Notes Ravi Dixit
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Lecture 9: D/A and A/D Converters
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.
from High-frequency Clocks using DC-DC Converters
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Motivation and Design Issues
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.
Energy-Efficient Design Some design issues in each protocol layer Design options for each layer in the protocol stack.
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
Switched Capacitor DC-DC Converters: Topologies and Applications Bill Tsang and Eddie Ng.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
FAN5098 Two Phase Interleaved Synchronous Buck Converter
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
DC-DC Fundamentals 1.1 An Introduction
POWER SUPPILES LECTURE 20.
DC-DC Fundamentals 1.3 Switching Regulator
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
DC-DC Fundamentals 1.2 Linear Regulator. What is a Linear Regulator? The linear regulator is a DC-DC converter to provide a constant voltage output without.
ALL-DIGITAL PLL (ADPLL)
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
General Converter Considerations for Utility Applications It is often practical to design a power conversion system utilizing two converter stages based.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.
Flow sensor circuitry Eduard Stikvoort 00/1A The work was done in Philips Reaearch Eindhoven.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.
ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.
Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.
1 IN THE NAME GOD Advanced VLSI Class Presentation A 1.1GHz Charge Recovery Logic Insructor : Dr. Fakhrayi Presented by : Mahdiyeh Mehran.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Switched-Capacitor Converters: Big and Small
Linear Technology Corp. 40V, 2A Buck-Boost Converter Tony Armstrong Director of Product Marketing, Power Products.
1 Current Model Buck Converter Example LM3495 LM5576 LT3713 All materials are from National Semiconductor website available to any readers, Linear Technology.
Low Power via Sub-Threshold Circuits Mike Pridgen.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
Guy Lemieux, Mehdi Alimadadi, Samad Sheikhaei, Shahriar Mirabbasi University of British Columbia, Canada Patrick Palmer University of Cambridge, UK SoC.
LDO or Switcher? …That is the Question Choosing between an LDO or DC/DC Converter Frank De Stasi Texas Instruments.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
Astable Multivibrators ©Paul Godin Created February 2007 Modified March 2015 Oscillator Basics Technician Series.
Astable Multivibrators ©Paul Godin Created February 2007 Oscillator Basics.
© Digital Integrated Circuits 2nd Inverter EE5900 Advanced Algorithms for Robust VLSI CAD The Inverter Dr. Shiyan Hu Office: EERC 731 Adapted.
Digital Integrated Circuits A Design Perspective
Basics of Energy & Power Dissipation
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
Presented by : GROUP 1 Associates: Ajeet Kumar Pooja Raikar Sangamesha J M Utkarsh Kumar Viresh Mathad.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
CMOS LOGIC STRUCTURE. 1.CMOS COMPLEMENTARY LOGIC CMOS is a tech. for constructing IC. CMOS referred to as Complementary Symmetry MOS(COS-MOS) Reason:
© Date: 10/07 vinvin Product Presentation High-Speed, Microcontroller-adaptable, PWM Controller MCP1631 October 2007.
CMOS Analog Design Using All-Region MOSFET Modeling
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
Introduction to Linear Voltage Regulators Krishna Kishore Reddy K 2010H223084H.
Adiabatic Technique for Energy Efficient Logic Circuits Design
Switched-mode power supply charger
SMPS.
LM2596: Buck Regulator, Switching, 3.0 A
Vibration Energy Harvesting Circuit to Power Wireless Sensor Nodes
General Licensing Class
Mark Bristow CENBD 452 Fall 2002
LM2596: Buck Regulator, Switching, 3.0 A
Presentation transcript:

Power Management for Nanopower Sensor Applications Michael Seeman EE 241 Final Project Spring 2005 UC Berkeley

A look at the application Wireless sensor nodes quickly becoming prevalent Energy collected through scavengers –Must convert to useful voltage Examples: –Tire pressure sensor –Wireless sensor networks (Motes & PicoRadio) Low duty cycle, large power range –5 mA active –5 µA standby Ultracapacitor or battery storage

A nanopower converter Switched-Capacitor design enables full integration Efficiency directly linked to charge conservation: Switching frequency controls impedance and power output

High Voltage 0.13 µm CMOS Triple-well 0.13 µm CMOS process –Floating-body NMOS and PMOS Full utilization of switches and capacitors Level-shift circuitry for gate drive signals –Cascode devices to protect local inverters Rajapandian, Shepard. High-Tension Power Delivery: Operating 0.18um CMOS Digital Logic at 5.4V. ISSCC 2005

Clock Generation Same circuitry must work for many power levels (up to 4 decades). Ultra-low power or fast performance depending on load

Subthreshold performance Frequency is linear in supply current but exponential in supply voltage Current supply eases process variation Regulation and supply switching is easier 11-stage ring oscillator

Digital Control Subthreshold, ultra-low power design Variable (8-bit) frequency divider clocks converter High/Low limit comparators control division Level Shifters convert to 1V logic level

Control Simulation ~ 100 kHz Frequency Initial: 50 µA load 150 µA load step at 150 µs.

Results & Conclusions Power Breakdown (standby mode, 3.5V input) –Gate Drive: 311 nW –Oscillator: 80 nW –Digital Control: 30 nW Approximate Standby efficiency: 78% –Linear: 29% Gate power loss can be improved by using smaller power switches for standby loads Transients can be made faster (esp. for standby) by using a linear control method