AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

Slides:



Advertisements
Similar presentations
Die folgenden slides werden zur Zeit noch überarbeitet 1 slide pro aktivität Wichtig ist die Information: 1. Motivation: worum geht es? Was sind die Ziele?
Advertisements

Calice, UT ArlingtonJiri Kvasnicka, FZU, Prague1 LED notched fiber system Jiri Kvasnicka 1.Introduction 2.Test setup and fiber layout on HBU0.
Taikan Suehara, AIDA-2020 kickoff meeting, 3 Jun page 1 Requirements from CALICE-DAQ for WP5 Taikan Suehara (Kyushu University, Japan)
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
AHCAL – Electromechanical Integration EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL Electronics. Status EUDET Prototype Mathias Reinecke for the DESY AHCAL developers EUDET Electronics/DAQ meeting London, June 9th, 2009.
Reports from DESY Satoru Uozumi (Staying at DESY during Nov 11 – 25) Nov-21 GLDCAL Japan-Korea meeting.
AHCAL Electronics. Front-end electronics and DAQ Mathias Reinecke CALICE meeting Hamburg March 21st, 2013.
AHCAL Electronics. Status and Outlook Mathias Reinecke AHCAL main Meeting D ESY Hamburg, Dec. 16th, 2014.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL updates: SPIROC and DIF Mathias Reinecke, Felix Sefkow CALICE/EUDET electronics meeting London, January 10, 2008.
AHCAL Electronics. Status and Outlook Mathias Reinecke CALICE collaboration meeting Cambridge, UK March 16th-19th, 2012.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
EUDET FEE status C. de LA TAILLE. EUDET annual meeting 6 oct 08 cdlt : FEE statrus 2 EUDET module FEE : main issues 2 nd generation ASICs –Self triggering.
AHCAL Status. Electronics and DAQ Mathias Reinecke CALICE meeting Argonne ANL, Mar. 19th, 2014.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.
CALICE / Silicon PM activities Detector and readout electronics development Development of a system for mass production of AHCAL “HBU” scintillator/PCB.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
AHCAL electronics. Status Module Production an Power Pulsing Mathias Reinecke AHCAL main meeting DESY, Dec. 10th, 2013.
AHCAL Electronics. SPIROC2 and HBU measurement results Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
Visit to CALICE ECAL testbeam (by Shinshu) at DESY, 16 th – 19 th October 2012 Samir Arfaoui & Erik van der Kraaij 30 th October 2012.
(s)T3B Update – Calibration and Temperature Corrections AHCAL meeting– December 13 th 2011 – Hamburg Christian Soldner Max-Planck-Institute for Physics.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Mathias Reinecke AHCAL Main Meeting Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
AHCAL Electronics. integration status and open issues Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.
Taikan Suehara, CALICE meeting at KEK, 20 Apr page 1 Report from CALICE DAQ Task Force Taikan Suehara (Kyushu University, Japan)
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
Mathias Reinecke EUDET Annual Meeting 2008 – NIKHEF AHCAL Power Aspects P. Göttlicher, M. Reinecke, H.-J. Wentzlaff for the AHCAL developers.
14 jan 2010 CALICE/EUDET FEE status C. de LA TAILLE.
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
12/09/2007Julie Prast, LAPP, Annecy1 The DIF Task Force and a focus on the DHCAL DIF Remi Cornat, Bart Hommels, Mathias Reinecke, Julie Prast.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
CALICE/EUDET FEE status C. de LA TAILLE. 31 aug 2009 EUDET SC meeting Status of JRA3 Front End Electronics 2 ILC front-end ASICs : the ROC chips SPIROC.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
CALICE/EUDET FEE status C. de LA TAILLE. 16 jun 2009 TB meeting FNAL ASICs for CALICE/EUDET 2 First generation ASICs Readout of physics prototypes (ECAL,
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers EUDET electronics and DAQ meeting Paris Palaiseau, Jan. 14th, 2010.
SKIROC status Calice meeting – Kobe – 10/05/2007.
AHCAL Electronics. status and open issues Mathias Reinecke CALICE ECAL/AHCAL - EUDET electronics and DAQ - AIDA DESY, July 5th to 6th, 2010.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
ScCAL Data Acquisition System
DAQ ACQUISITION FOR THE dE/dX DETECTOR
DIF – LDA Command Interface
Wing-LDA Timing & performance Beam Interface (BIF)
AHCAL Beam Interface (BIF)
Status of HBU, EBU and SM_HBU
AHCAL Detector Interface electronics
CALICE meeting 2007 – Prague
HCAL task status report
Testbeam Timing Issues.
DAQ status and plans DAQ Hardware Moving stage (MIP calibration)
CALICE/EUDET Electronics in 2007
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
STATUS OF SKIROC and ECAL FE PCB
CALICE meeting 2007 – Prague
Status of the EUDET Prototype
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Presentation transcript:

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 2 Outline > Status AHCAL DAQ (Labview and USB) > DIF development > First preliminary results with HBU_II > Testbeam timing issues > Conclusions and Outlook

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 3 DIF development > Labview-USB interface to AHCAL DIF done! In operation. > DIF task force meetings: Nov. 27th, next meeting March 31st, 2010 > Remi: proposal for general FPGA firmware block structure. Block definition during next meeting. > AHCAL code can be adapted to this scheme with minor changes (mainly adding some extensions to existing structures).

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 4 DIF development (+ CALIB and POWER) > Board Dimensions fixed. > Redesigns about to start.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 5 DIF development – Connectors to Base Module CIB DIF Connector had to be modified – AHCAL DIF is really ‘detector specific’, (more pins needed). DIF: 2x70 pins CALIB: 2x60 pins POWER: 2x60 pins

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 6 First Measurements – What is where! 2 setups in operation SPIROC2_2 SPIROC2_1 Tiles Assembled SPIROC1s (no tiles)

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 7 First Results: RMS Noise for one channel SPIROC2 ADC: 2958 ADC_chns/V => 2 ADC-counts RMS = 0.68mV Overall characteristic is ok, but much higher noise on ASIC1. To be done: Convert to charge! Analyze SPIROC2_2 high-noise reason Preliminary SPIROC2_1 SPIROC2_2

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 8 First Results: RMS Noise over analogue memory cells Preliminary SPIROC2_1 SPIROC2_2 SPIROC2_2: Higher noise and not equal for the 16 analogue memory cells.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 9 First Results: RMS noise with and without SiPM Preliminary SPIROC2_2 Noise is SiPM dominated.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 10 First Results: RMS noise for all channels Preliminary SPIROC2_1 SPIROC2_2 SPIROC2_2: Higher noise and not constant for the 36 channels.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 11 Testbeam Synchronization (CALICE DAQ setup) Concept: M. Wing et al. > All timing critical signals are distributed from central DAQ (via CCC). > All detector units (+DIFs) run synchronously. DCC used for AHCAL?

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 12 Testbeam: Internal Trigger in Validation Mode AHCAL timing scheme for common CALICE testbeam > Internal Trigger with “Validate_Event”. Pink boxes: deadtime! > ECAL (DHCAL as well?): Continuous CK_5M (3-5MHz?) > CALICE DAQ: Synchronize Val_Evt on global clock (multi-DIF synchron.). > Event time information: Store in DAQ: Validation time points (AHCAL), ECAL: has a (continuous) clock counter. This scheme: Mode for high statistics. Avoid:

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 13 Testbeam: Internal Trigger in ILC Mode AHCAL timing scheme for common CALICE testbeam > AHCAL stores every event above threshold (events and noise), no validation. SPIROC is filled after 16 triggers. > Overall deadtime is readout-dominated => not most efficient for AHCAL (many noise hits due to SiPM’s dark rate > 0.5MIP). > Setup is the same for ECAL and DHCAL. This scheme: Mode for ILC-behaviour test.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 14 DESY testbeam (HBUII) > First module has arrived at DESY testbeam. Operation still with Labview-USB DAQ. > Still a few Control-Software functions needed (e.g. automatic HOLD Scan) DIF with CALIB and POWER HBU in Cassette

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 15 DESY Testbeam Synchronization (Labview setup) > Synchronization done by temporary hardware signals to/from DIF. > First: Only one DIF/HBU used. With two HBUs the CCC is needed. > Readout Speed limited due to USB/Serial Interface.

Peter Göttlicher | CALICE meeting | March 11th, 2010 | Page 16 Conclusions and Outlook > AHCAL: 2 setups in operation! > DIF generalization is prepared / has to be coordinated with testbeam firmware developments. > Timing issues for common testbeam should be discussed now! > Before module’s redesigns, tests needed for:  Power cycling / Removal of blocking caps => Coherent Noise?  Identify source of high noise for SPIROC2_2