Design for Predictability and Efficiency (PREDATOR)

Slides:

Advertisements

Similar presentations

Evaluation and Validation

Advertisements

Bar-EcoRe WP3: Population distributions. Bar-EcoRe kick-off meeting 15/06/2010 – WP3: population distributions Bar-EcoRe, WP3: Population distribution.

In contact Trans-national co-operation among NCPs for International Cooperation Coordinator: Greece WP 2 leader: Sweden Task 2.1 leader: South Africa.

Coming together is a beginning. Keeping together is progress. Keeping together is progress. Working together is success Working.

SAFEFOODERA – SSA – integration project Expansion of SAFEFOODERA – Fully integrated or Associated partnership in 12 months.

SAFEFOODERA – SSA – integration project Expansion of SAFEFOODERA – Fully integrated or Associated partnership in 12 months.

Contents of the EHES Joint Action Hanna Tolonen EHES JA Kick-off meeting, 21 January 2010, Luxembourg.

Gilbert Kalb B ilateral R esearch and I ndustrial Development enhancing and integrating G rid E nabled technologies Bridge Project Presentation Third

CYCLADES WP2 System Specification Norbert Fuhr University of Dortmund.

FP7-ICT sarabandfp7.eu SMART ANTENNA & RADIO FOR ACCESS AND BACKHAUL FOR ADVANCED NETWORK NODES sarabandfp7.eu FP7-ICT PRESENTATION.

COntent Mediator architecture for content-aware nETworks Concertation Meeting, Brussels, 3rd February 2010Slide 1© COMET Francisco Javier Ramón Salguero.

2nd Year: Estimation of Theoretical Relationships WP 5.

CLUVA Introduction to workshop in Munich April Stephan Pauleit, TUM Munich,

1 WP3: Synthesis and Animation John Glauert Background Interaction with other WPs Organisation of Work Resources Available Resources Needed Coordination.

WORLD: UniTN activity in the first 6 months Fabrizio Granelli Dipartimento di Ingegneria e Scienza dellinformazione.

© Institut für Wirtschaftsinformatik, Universität des Saarlandes MARVIN (CO) MARVIN Kick-Off, Oslo 18./ Presentation WP 3 Clemens Odendahl.

1/23 Dipl.-Ing. (EUR ING) Jan Kai Dobelmann MSc DGS-Vize-Präsident MicroCHEAP Kopenhagen MicroCheap Work Package 5.

EGov-Bus 1st year review Advanced eGovernment Information Service Bus eGov-Bus, FP6-IST STP 1st Formal Review Meeting , Brussels eGov-Bus.

19/09/2007 Belfast, AIAA Conference SWIM-SUIT Giuliano dAuria SELEX Sistemi Integrati.

TENCompetence Management Issues: WP1 Eric Kluijfhout.

4 October 2001 SEESCOASEESCOA STWW - Programma Software Engineering for Embedded Systems using a Component-Oriented Approach Vergadering Gebruikerscommissie.

§ Project acronym: mPlane Project full title: “mPlane – an Intelligent Measurement Plane for Future Network and Application Management” Grant agreement.

Modern Processor Architectures Make WCET Analysis for HUME Challenging Christian Ferdinand AbsInt Angewandte Informatik GmbH.

Fuels and Powertrain EE-VERT Energy efficient vehicles for road transport Motivation and Objectives Project Plan, Milestones and Deliverables Technical.

Project's financial status

PERFORMER KO MEETING NICE - 12 th & 13 th September 2013 WP1short presentation.

The Call From FP7 Work Programme 2012/Cooperation/Theme 8: Socio-economic Sciences and Humanities, pp SSH Climate change uncertainties:

Virtual Collaborative Social Living Community for Elderly Kick Off Event WP2 Plan 1 st Period Instituto Pedro Nunes Co-Living.

1/20 Cloud Computing SLAs in FP7 Bruxelles, May 27, 2013 mPlane – an Intelligent Measurement Plane for Future Network and Application Management MPLANE.

Minimizing Risks of Maritime Oil Transport by Holistic Safety and Security Strategies (MIMIC) Contribution of Aalto University Kick-off meeting, September.

A Research and Development Initiative Promoted by DI.S.T.A. Funded by EEC in the framework of BEEP project and by MURST in the framework of MITILUS project.

- 1 -  P. Marwedel, Univ. Dortmund/Informatik 12 + ICD/ES, 2005 Universität Dortmund Memory-aware compilation enables fast, energy-efficient, timing predictable.

Static Bus Schedule aware Scratchpad Allocation in Multiprocessors Sudipta Chattopadhyay Abhik Roychoudhury National University of Singapore.

Modeling shared cache and bus in multi-core platforms for timing analysis Sudipta Chattopadhyay Abhik Roychoudhury Tulika Mitra.

Combining Statistical and Symbolic Simulation Mark Oskin Fred Chong and Matthew Farrens Dept. of Computer Science University of California at Davis.

PERFORMANCE ANALYSIS OF MULTIPLE THREADS/CORES USING THE ULTRASPARC T1 (NIAGARA) Unique Chips and Systems (UCAS-4) Dimitris Kaseridis & Lizy K. John The.

1 IIES 2008 Thomas Heinz (Saarland University, CR/AEA3) | 22/03/2008 | © Robert Bosch GmbH All rights reserved, also regarding any disposal, exploitation,

© Institute for Information Systems (IWi), University of Saarland EC Review Project Review, Lisbon, October 12th 1999 Workpackage 1 Achievements.

Oct. 15, 2009RePP Reconciling Predictability with Performance - the questions we asked - Reinhard Wilhelm Saarland University.

Timing Predictability - A Must for Avionics Systems - Reinhard Wilhelm Saarland University, Saarbrücken.

Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip Alexandru Andrei Embedded Systems Laboratory Linköping University,

Embedded and Real Time Systems Lecture #4 David Andrews

Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded System Traian Pop, Petru Eles, Zebo Peng EE249 Discussion Paper Review.

ARTIST2 Network of Excellence on Embedded Systems Design cluster meeting –Bologna, May 22 nd, 2006 System Modelling Infrastructure Activity leader : Jan.

How to Improve Usability of WCET tools Dr.-Ing. Christian Ferdinand AbsInt Angewandte Informatik GmbH.

Timing Analysis - timing guarantees for hard real-time systems- Reinhard Wilhelm Saarland University Saarbrücken TexPoint fonts used in EMF. Read the TexPoint.

MSR AG VHDL-AMS, 10/07/00 Requirements, goals, and tasks of MSR Working Group VHDL-AMS.

Timing Analysis and Timing Predictability Reinhard Wilhelm Saarland University

Course Outline DayContents Day 1 Introduction Motivation, definitions, properties of embedded systems, outline of the current course How to specify embedded.

Computer Science 12 Embedded Systems Group © H. Falk | Dortmund, 08-Jul-08 Overview about Computer Science 12 at Dortmund University of Technology Heiko.

Presentation Workpackage 3 simcon, Dr. Paul F. Filz.

Evaluation and Validation Peter Marwedel TU Dortmund, Informatik 12 Germany 2013 年 12 月 02 日 These slides use Microsoft clip arts. Microsoft copyright.

ACMSE’04, ALDepartment of Electrical and Computer Engineering - UAH Execution Characteristics of SPEC CPU2000 Benchmarks: Intel C++ vs. Microsoft VC++

Zheng Wu. Background Motivation Analysis Framework Intra-Core Cache Analysis Cache Conflict Analysis Optimization Techniques WCRT Analysis Experiment.

Activity meeting Munich, March 13, 2008 Timing Analysis Activity leader : Björn Lisper (Y4) MDH.

A Unified WCET Analysis Framework for Multi-core Platforms Sudipta Chattopadhyay, Chong Lee Kee, Abhik Roychoudhury National University of Singapore Timon.

Static WCET Analysis vs. Measurement: What is the Right Way to Assess Real-Time Task Timing? Worst Case Execution Time Prediction by Static Program Analysis.

Platform Abstraction Group 3. Question How to deal with different types hardware and software platforms? What detail to expose to the programmer? What.

Real-time aspects Bernhard Weirich Real-time Systems Real-time systems need to accomplish their task s before the deadline. – Hard real-time:

Network of Excellence in Internet Science Network of Excellence in Internet Science (EINS) 4 th Plenary Meeting Bologna, June 2014 FP7-ICT

CSE 522 WCET Analysis Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee (480)

This project and the research leading to these results has received funding from the European Community’s Seventh Framework Programme [FP7 / ]

CHaRy Software Synthesis for Hard Real-Time Systems

Topics to be covered Instruction Execution Characteristics

DS Adaptive Isolation for Predictability and Security

WoPANets: Decision-support Tool for real-time Networks Design

Andrea Acquaviva, Luca Benini, Bruno Riccò

Topic I Introduction to Computer Architecture and Organization

CSCI1600: Embedded and Real Time Software

CSCI1600: Embedded and Real Time Software

Presentation transcript:

Design for Predictability and Efficiency (PREDATOR) Reinhard Wilhelm Saarland University Saarbrücken, Germany

Outline Objectives of PREDATOR Overall Structure of PREDATOR The Work Packages Starting Points of our Work Interactions between WPs Milestones and deliverables Expected activities of PREDATOR Project management

Motivation Design of Real-Time Systems: Gap average-case  worst-case behavior increases Static analyses: derive guarantees about worst-case behavior Tightness of guarantees: Product of Uncertainty x Penalties Predictability vs. Efficiency: Past systems were… either predictable, but inefficient (no caches, pipelines, over-provisioning of resources, …), or efficient, but unpredictable (caches, deep pipelines, branch prediction, speculation, …) PREDATOR: Reconcile Predictability and Efficiency

Objectives of PREDATOR Overall Goals of PREDATOR: Reduce Uncertainty by increasing system analyzability Reduce Penalties by influencing system design Objectives: Improve design & development methods for real-time systems Develop tools supporting such development methods Develop architectural concepts supporting timing analysis Approach: Synergetic development of tools with design Predictability vs. efficiency: Multi-objective optimization problem Resource-aware abstraction during system design

PREDATOR Partners Saarland University (Coord.): R. Wilhelm ETH Zürich: L. Thiele TU Dortmund: P. Marwedel Alma Mater Stud.-Università di Bologna: L. Benini Scuola Superiore Sant’ Anna, Pisa: G. Buttazzo AbsInt GmbH, Saarbrücken: C. Ferdinand EADS Airbus, Toulouse: B. Triquet Robert Bosch GmbH, Stuttgart: O. Rogalla

Workpackages WP5 – Cross-Layer Design & Analysis WP4 – Distribution and MPSoC WP0 – Use Cases WP3 – Coordination between Tasks WP6 – Dissemination WP7 – Management WP2 – Single-Task Layer WP1 – Hardware Architecture