Panzer Division 2.0 16-bit Central Processing Unit.

Slides:



Advertisements
Similar presentations
SD1020 Number of Members :3 Vidura Manu Wijayasekara Ridhima Agarwal Bhaskar Kumar Advisor : Dr. Sudarshan Srinivasan.
Advertisements

Instructor: Yuzhuang Hu Final Exam! The final exam is scheduled on 7 th, August, Friday 7:00 pm – 10:00 pm.
COMP25212 Further Pipeline Issues. Cray 1 COMP25212 Designed in 1976 Cost $8,800,000 8MB Main Memory Max performance 160 MFLOPS Weight 5.5 Tons Power.
Forwarding and Hazards MemberRole William ElliottTeam Leader Jessica Tyler ShulerWiki Specialist Tyler KimseyLead Engineer Cameron CarrollEngineer Danielle.
© Paradigm Publishing, Inc. 2-1 Chapter 2 Input and Processing Chapter 2 Input and Processing.
1 A few words about the quiz Closed book, but you may bring in a page of handwritten notes. –You need to know what the “core” MIPS instructions do. –I.
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Project Testing; Processor Examples. Project Testing --thorough, efficient, hierarchical --done by “independent tester” --well-documented, repeatable.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
16-bit 4-stage Pipelined Microprocessor EECS 427 Project Group: JARS (John, Abhishek, Ramashis, Syed)
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
Lec 9: Pipelining Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University.
7/2/ _23 1 Pipelining ECE-445 Computer Organization Dr. Ron Hayne Electrical and Computer Engineering.
Computer Organization and Assembly language
Pipelining By Toan Nguyen.
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
Lecture 24: CPU Design Today’s topic –Multi-Cycle ALU –Introduction to Pipelining 1.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
Micro controllers A self-contained system in which a processor, support, memory, and input/output (I/O) are all contained in a single package.
CS-280 Dr. Mark L. Hornick 1 Parts of a GP Computer (Microcomputer) Contains separate Microprocessor chip Memory/Memory controller MB control chips Peripheral.
Computer Organization & Assembly Language
2 nd Year - 1 st Semester Asst. Lect. Mohammed Salim
Computer Architecture and Organization
Computer Architecture Lecture 01 Fasih ur Rehman.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
CS 1308 Computer Literacy and the Internet Computer Systems Organization.
Translate the following message:
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
Computer Architecture and Organization Introduction.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
1 Pipelining Reconsider the data path we just did Each instruction takes from 3 to 5 clock cycles However, there are parts of hardware that are idle many.
Chapter 2 Summary Classification of architectures Features that are relatively independent of instruction sets “Different” Processors –DSP and media processors.
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
CSCI 211 Intro Computer Organization –Consists of gates for logic And Or Not –Processor –Memory –I/O interface.
CMPE 421 Parallel Computer Architecture
Computer Organization & Assembly Language © by DR. M. Amer.
Computer Architecture Memory, Math and Logic. Basic Building Blocks Seen: – Memory – Logic & Math.
VLIW Digital Signal Processor Michael Chang. Alison Chen. Candace Hobson. Bill Hodges.
Components of a Computer System
Department of Industrial Engineering Sharif University of Technology Session# 6.
MICROOCESSORS AND MICROCONTROLLER:
BMOW is a Custom CPU Design Like your PC’s Pentium, but much simpler Closest cousin is the MOS 6502 used in the Apple II, C-64, and Atari VCS =
Motherboard A motherboard allows all the parts of your computer to receive power and communicate with one another.
An Example Architecture. A Paper Computer - Woody Woody's characteristics Word size – 8 bits One word.
CS 499 Final Presentation Aaron Drake - Project Manager/Lead Documenter Dale Mansholt - Lead Designer Jon Scruggs - Lead Analyst/Lead Tester Travis Svehla.
Adam Hendrickson Our project is to design and build an electronic monopoly game console. The console will output the board and sound to a monitor and player.
Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.
CBP 2005Comp 3070 Computer Architecture1 Last Time … All instructions the same length We learned to program MIPS And a bit about Intel’s x86 Instructions.
Lecture 9. MIPS Processor Design – Pipelined Processor Design #1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.
Review for Quiz-1 Applied Operating System Concepts Patterson & Hennessy Chap.s 1,2,6,7 ECE3055b, Spring 2005
Done by: Chelsea Bryan Friday, October 10,2014.   The BIOS (aka) Basic input/output system, is a built in software that determines what's a computer.
CS 1410 Intro to Computer Tecnology Computer Hardware1.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
Information Technology INT1001 Lecture 2 1. Computers Are Your Future Tenth Edition Chapter 6: Inside the System Unit Copyright © 2009 Pearson Education,
PROGRAMMABLE LOGIC CONTROLLERS SINGLE CHIP COMPUTER
Speed up on cycle time Stalls – Optimizing compilers for pipelining
Computer Hardware – System Unit
Pipelining: Hazards Ver. Jan 14, 2014
CSCI206 - Computer Organization & Programming
Chapter 7.2 Computer Architecture
8085 microprocessor.
CS703 - Advanced Operating Systems
Microcomputer Architecture
Computer Architecture
CSCI206 - Computer Organization & Programming
Presentation transcript:

Panzer Division bit Central Processing Unit

Team Members Eric Bowden Philip Christensen Waylon Grange Adam Thompson

Logistics Division of labor Timeline

CPU control Block Ram Flash Interfacing Assembler IO Devices: -Sound -Display -Game pad/controller

Previous Division ALU Code Writer = Eric Tester = Waylon Hardware = Phil Report = Adam Register Code Writer = Waylon Tester = Adam Hardware = Phil Report = Eric

Preliminary Assignments CPU control= Phil Block Ram = Waylon Flash Interfacing = Phil Assembler = Phil & Waylon –Compiler= Adam & Phil IO Devices: = Eric & Adam -Sound = Eric & Adam -Display= Eric & Waylon -Game pad/controller= Eric & Adam

Tentative Timeline CPU control= Oct. 18 Block Ram = Oct. 14 Flash Interfacing = Oct. 10 Assembler= Oct. 10 IO Devices: -Sound (time permitting) -Display= Oct. 24 -Game pad/controller= Oct. 28

Statistics Slices Slice Flip Flops 4-Input LUTs Max Delay ALU ns Register File ns Control ns

Architecture Memory –Separate memory for Instructions & Data –Data Memory currently in block ram 768x x16 = 1024x16 Block ram is fast –Instruction memory currently in flash 64K x 16 Finite state machine reads from flash Slowest component limits clock to 10Mhz (20Mhz if we are tricky)

Architecture Pipelining –Not part of baseline, but we want to do it –No stalls waiting for memory because of separation –Followed MIPS (pipeline work has already been done) –Clock limited to 10Mhz –Data forwarding unit avoids data hazards –Software avoids jump/branch hazards

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller Two Options –Audio IC Chip - ISD 1600 ChipCorder Twenty seconds of addressable audio –Off-board Preprogrammed Music Generator CS3700 Final Project

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller ISD 1600 ChipCorder

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller Music Generator

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller Video Specification –64 pixels by 32 lines –2-bit pixels (Four colors) Memory Requirements –Chosen resolution fits in block RAM module 64x32x2 = 4096 bits = 4 KB

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller PinDescriptionWire Color 1+5vWhite 2Data ClockYellow 3Data LatchOrange 4Serial DataRed 5N/C GroundBrown 7-pin Human Interface Device

Input Output Interfaces Major Interfaces –Audio –VGA Monitor –SNES Controller Controller uses a serial communication method A FSM will eat the 16 bits of control data 1 bit at a time Data stored in a free floating register

Nibbles

Pipelining In pipelined systems jump require “bubbles” to execute correctly This can be implemented in assembly by inserting NOPs

Code implemented jumps MOVI $tmp, 1 CMPI $regb, 0 BNE _ifgrow STOR $rega, $tmp //IF (grow == 0) //Move 1 into *head

Evolution of Nibbles

What’s next Make your own Game! TronMillipedeTetris?!

Testing Best tests Should be in the writing. ->Write using “Test First” method Second stage “Black Box” testing. Optional Third Stage “White Box” testing.

Questions?