GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.

Slides:

Advertisements

Similar presentations

VHDL 8 Practical example

Advertisements

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.

1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Define Embedded Systems Small (?) Application Specific Computer Systems.

Configurable System-on-Chip: Xilinx EDK

Evolution of implementation technologies

The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Coordinate Based Tracking System

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.

SSS 4/9/99CMU Reconfigurable Computing1 The CMU Reconfigurable Computing Project April 9, 1999 Mihai Budiu

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.

General FPGA Architecture Field Programmable Gate Array.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.

Section I Introduction to Xilinx

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.

J. Christiansen, CERN - EP/MIC

1 Fly – A Modifiable Hardware Compiler C. H. Ho 1, P.H.W. Leong 1, K.H. Tsoi 1, R. Ludewig 2, P. Zipf 2, A.G. Oritz 2 and M. Glesner 2 1 Department of.

Languages for HW and SW Development Ondrej Cevan.

Report from Universidad Politécnica de Madrid Zorana Banković.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.

® Java Debug Hardware Modules Using JBits by Jonathan Ballagh Eric Keller Peter Athanas Reconfigurable Architectures Workshop 2001.

EE3A1 Computer Hardware and Digital Design

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6.

PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.

Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.

Survey of Reconfigurable Logic Technologies

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

Introduction to the FPGA and Labs

FPGA Based E/EPROM Programmer

Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Microcontroller Based Digital Code Lock

Overview of Embedded SoC Systems

RTL Design Methodology

Interfacing Memory Interfacing.

Reconfigurable Computing

RTL Design Methodology

VHDL Introduction.

8051 Micro Controller.

"Computer Design" by Sunggu Lee

RTL Design Methodology

RTL Design Methodology Transition from Pseudocode & Interface

THE ECE 554 XILINX DESIGN PROCESS

RTL Design Methodology

RTL Design Methodology

RTL Design Methodology Transition from Pseudocode & Interface

THE ECE 554 XILINX DESIGN PROCESS

Implementing Logic Gates and Circuits

Presentation transcript:

GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO – Engineering Computer Group

GRECO - CIn - UFPE2 Motivation Hardware/Software Codesign platform for fast prototyping of digital systems Education Hardware/Software Codesign Reconfigurable systems Industrial prototyping of digital systems

GRECO - CIn - UFPE3 Chameleon Design Flow System Specification Partitioning HW/SW  Vision/51 Keil debugging Software algorithm Compilation Executable code CHAMELEON board Hardware description Behavioural Synthesis RT description Logic Synthesis (Netlist) Mapping VHDL C simulation

GRECO - CIn - UFPE4 Hw/Sw Configuration programs flow Keil Compiler Keil Compiler Source - C.hex.bin Parser Source - vhdl XILINX tools XILINX tools.hex.bin Parser software hardware Merge.mrg

GRECO - CIn - UFPE5 Codesign Architecture Biosensors Image Process Signal Process Acoustic Biosensor Temperature Reconfigurable Core Interfaces  C Hardware FPGA Core Selector Codesing Architecture bitstream PC (Database) Serial

GRECO - CIn - UFPE6 Chameleon Architecture EPROM (64K) host Serial comm. Shared memory data address FPGA (84 pins) 61 I/O ports XC4003E->XC4013 software hardware Microcontroller 80C32 80C51 87C RAM (64K) RD WR INT0 ALE PEN WS BUSY/RDY INIT DONE PROG

GRECO - CIn - UFPE7 Hardware Reconfigurable Component XC4000 XILINX Architecture I/O Blocks (IOBs) D Q Slew Rate Control Passive Pull-Up, Pull-Down Delay Vcc Output Buffer Input Buffer Q D Pad D Q SD RD EC S/R Control D Q SD RD EC S/R Control 1 1 F' G' H' DIN F' G' H' DIN F' G' H' H Func. Gen. G Func. Gen. F Func. Gen. G4 G3 G2 G1 F4 F3 F2 F1 C4C1C2C3 K Y X H1 DIN S/R EC Configurable Logic Blocks (CLBs) Component 40003E E 4010E 4013E Logic Cells ,368 Max Logic Gates 3K 5K 6K 8K 10K 13K

GRECO - CIn - UFPE8 Monitor Program AnotherFile? Core Download End File? Yes Ram Not Configure FPGA Not Switch Executecode End Software and hardware cores Monitor transfer control to the application Returns to monitor Application

GRECO - CIn - UFPE9 Monitor Program 2kbytes 56kbytes (Hardware Cores) 2kbytes... Core 2 Core 1 Monitor variables monitor mirror User program Vectors (Sofware Cores) Core N

GRECO - CIn - UFPE10 Chameleon Supervisory

GRECO - CIn - UFPE11 Chameleon Board

GRECO - CIn - UFPE12 Conclusions A flexible low cost prototyping board has been developed; The platform shows to able to implement small designs in a hardware/software codesign approach; The board has shown to be able to reduce the time during the development process of digital systems ; Academic case studies has been implemented on the platform.

GRECO - CIn - UFPE13 (4) (5) (7) (6) (9) ) Chameleon Platform ) Oscillator Circuit Board ) Circuit Power Board ) Reset System ) Power On/Off ) Serial Communication ) Crystal Resonant Reference ) Crystal Resonant Work ) FIA System FIGURE 7 - Case study architecture (8) (3) AC / DC (1) ChameleonI FPGA Oscillator (2)