EE 201C Modeling of VLSI Circuits and Systems

Slides:



Advertisements
Similar presentations
Gregory Shklover, Ben Emanuel Intel Corporation MATAM, Haifa 31015, Israel Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective.
Advertisements

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
1 Modeling and Optimization of VLSI Interconnect Lecture 9: Multi-net optimization Avinoam Kolodny Konstantin Moiseev.
Optimization of thermal processes2007/2008 Optimization of thermal processes Maciej Marek Czestochowa University of Technology Institute of Thermal Machinery.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Optimization of thermal processes2007/2008 Optimization of thermal processes Maciej Marek Czestochowa University of Technology Institute of Thermal Machinery.
1 EL736 Communications Networks II: Design and Algorithms Class8: Networks with Shortest-Path Routing Yong Liu 10/31/2007.
Minimal Skew Clock Synthesis Considering Time-Variant Temperature Gradient Hao Yu, Yu Hu, Chun-Chen Liu and Lei He EE Department, UCLA Presented by Yu.
The continuous scaling trends of smaller devices, higher operating frequencies, lower power supply voltages, and more functionalities for integrated circuits.
Path Finding for 3D Power Distribution Networks A. B. Kahng and C. K. Cheng UC San Diego Feb 18, 2011.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Continuous Retiming EECS 290A Sequential Logic Synthesis and Verification.
Optimization Methods One-Dimensional Unconstrained Optimization
EE 685 presentation Optimization Flow Control, I: Basic Algorithm and Convergence By Steven Low and David Lapsley Asynchronous Distributed Algorithm Proof.
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
High-Speed Circuit-Tuning Techniques Based on Lagrangian Relaxation Charlie Chung-Ping Chen (608)
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation Andrew B. Kahng †, Sung-Mo Kang ‡, Wei Li ‡, Bao Liu † † UC.
Gate Sizing by Mathematical Programming Prof. Shiyan Hu
Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations Yiyu Shi*, Jinjun Xiong +, Chunchen Liu* and Lei He* *Electrical.
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
Optimization Methods One-Dimensional Unconstrained Optimization
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Modern VLSI Design 4e: Chapter 7 Copyright  2008 Wayne Wolf Topics Global interconnect. Power/ground routing. Clock routing. Floorplanning tips. Off-chip.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Research in IC Packaging Electrical and Physical Perspectives
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
1 A Fast Algorithm for Power Grid Design Jaskirat Singh Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.
EE 685 presentation Optimization Flow Control, I: Basic Algorithm and Convergence By Steven Low and David Lapsley.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Xuanxing Xiong and Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2011 Vectorless.
Routing Tree Construction with Buffer Insertion under Obstacle Constraints Ying Rao, Tianxiang Yang Fall 2002.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
EE 201C Modeling of VLSI Circuits and Systems
1 Slides by Yong Liu 1, Deep Medhi 2, and Michał Pióro 3 1 Polytechnic University, New York, USA 2 University of Missouri-Kansas City, USA 3 Warsaw University.
High-Speed Circuit-Tuning Techniques Based on Lagrangian Relaxation Charlie Chung-Ping Chen ICCAD 99’ Embedded Tutorial Session 12A
1 Introduction Optimization: Produce best quality of life with the available resources Engineering design optimization: Find the best system that satisfies.
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types Authors: Zhuo Li and Weiping Shi Presenter: Sunil Khatri Department of Electrical.
An O(nm) Time Algorithm for Optimal Buffer Insertion of m Sink Nets Zhuo Li and Weiping Shi {zhuoli, Texas A&M University College Station,
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
Data Driven Resource Allocation for Distributed Learning
Signal processing and Networking for Big Data Applications: Lecture 9 Mix Integer Programming: Benders decomposition And Branch & Bound NOTE: To change.
On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs Wanping Zhang1,2, Ling Zhang2, Amirali Shayan2, Wenjian Yu3, Xiang Hu2,
Haihua Su, Sani R. Nassif IBM ARL
Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He
Chapter 5a On-Chip Power Integrity
Performance Optimization Global Routing with RLC Crosstalk Constraints
Chapter 3b Static Noise Analysis
Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
EE 201C Modeling of VLSI Circuits and Systems
Yiyu Shi*, Jinjun Xiong+, Chunchen Liu* and Lei He*
Multiport, Multichannel Transmission Line: Modeling and Synthesis
Yiyu Shi*, Jinjun Xiong+, Chunchen Liu* and Lei He*
Department of Computer Science and Technology
Presentation transcript:

EE 201C Modeling of VLSI Circuits and Systems Prof Lei He UCLA LHE@ee.ucla.edu

Chapter 5 Signal and Power Integrity On-chip signal integrity RC and RLC coupling noise Power integrity Static noise: IR drop Dynamic noise: L di/dt noise Chapter 6: Beyond die noise In-package decap insertion Low frequency P/G resonance Noise for High-speed signaling 2

Reading on Signal Integrity RC coupling J. Cong, Z. Pan and P. V. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization", ASPDAC, 2001. RLC coupling Jun Chen and Lei He, "Worst-Case Crosstalk Noise for Non-Switching Victims in High-speed Buses", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 24, Issue 8, Aug. 2005. To be covered by student presentation on May 14 2

Reading on Power Integrity Static noise: IR drop S. Tan and R. Shi, “Optimization of VLSI Power/Ground (P/G) Networks Via Sequence of Linear Programmings”, DAC’09 Dynamic noise: L di/dt noise Yiyu Shi, Jinjun Xiong, Chunchen Liu and Lei He, "Efficient Decoupling Capacitance Budgeting Considering Current Correlation Including Process Variation", ICCAD, San Jose, CA, Nov. 2007. Supplementary reading: H. Qian, S. R. Nassif, and S. S. Sapatnekar, “Power Grid Analysis Using Random Walks,” IEEE Trans. on CAD, 2005. Yiyu Shi, Wei Yao, Jinjun Xiong, and Lei He, "Incremental and On-demand Random Walk for Iterative Power Distribution Network Analysis", ASPDAC 2009 2

Xiang-Dong Tan* and C.-J. Richard Shi Optimization of VLSI Power/Ground (P/G) Networks Via Sequence of Linear Programmings Xiang-Dong Tan* and C.-J. Richard Shi DAC 2009 Best Paper Award Slides provided by X.D. Tan

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New P/G optimization algorithm Experimental results Summary and future work 2

Introduction IR drops: Electro-migration: Pad ... Voltage difference between power supply pads and individual cell instances. Electro-migration: Metal ion mass transport along the grain boundaries when a metallic interconnect is stressed at high current density. Mean Time to Failure (MTF) (Black’s equation): ... Pad

Introduction A real industrial chip #cell instances: 0.5M #P/G resistors: 0.6M

Introduction Unrestricted IR drops and current densities in power / ground (P/G) network will cause malfunction and reliability problems in deep sub-micron IC chips. Increased cell delays (timing problem) increased resistance and even opens of P/G wires Most of P/G designs are done manually. An aggressive design will cause more design iterations and thus lead to increased design costs. Over conservative P/G network design wastes a lot of important chip areas. 3

Motivation Two steps in P/G network design: P/G network construction (P/G routing). Determination of wire segment widths. Determination of wire segment widths is hard to solve. The problem of determining wire segment widths in a P/G network subject to reliability constraints is a constrained non-linear optimization problem. Existing methods are not very efficient. based on the constrained nonlinear programming, can not handle large industrial P/G networks containing millions of wire segments. 3

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New P/G optimization algorithm Experimental results Summary and future work

Algorithm Review Assumption: Currents (average or maximum) of each individual cell instance are known a priori before the optimization. computed by using power models of cells in a design Existing optimization methods differ in the selection of variables. Ohm’s Law

Problem Formulation Min-area objective function: (Problem P) IR drop constraints: Electro-migration constraints: Minimum width constraints:

Algorithm Review Resistance values and branch currents are variables (Chowdhury and Breuer’87) Both objective function and IR drop constraints are nonlinear Solution: augmented Lagrangian method Resistance values are variables (Dutta and Marek-Sadowska’89) All the constraints are nonlinear Solution: feasible direction method Nodal voltage and branch current are variables (Chowdhury’89) Only objective function is nonlinear Solution: linear programming & conjugate gradient Topology construction (Mitsuhashi and Kuh’92)

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New P/G optimization algorithm Experimental results Summary and future work

Relaxed P/G Optimization Algorithm Relaxation: current directions are fixed. Nodal voltages and branch currents can be selected as variables and be optimized separately. Two optimization steps to solve P (Chowdhury’89) Solve for nodal voltages under fixed branch currents (problem P1) Solve for branch current under fixed nodal voltages (problem P2) Advantage: All the constraints become linear and P2 is a linear programming problem. P1 is a convex programming problem.

Problem P1 Nonlinear Optimization Problem (P1) Objective function: Subject to IR drop: Electro-migration: Minimum width:

Problem P2 Linear Optimization Problem (P2) Objective function: Subject to Minimum width: KCL law:

Observations Solution to P1: Disadvantage: First transform P1 into a unconstrained nonlinear optimization problem by adding a penalty function to the objective function. Conjugate gradient method was used to solve the unconstrained nonlinear problem. Disadvantage: Very slow convergence (almost linear) Conjugate gradient directions may deteriorate

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New P/G optimization algorithm Experimental results Summary and future work

New Optimization Algorithm Basic idea ---- linearize the nonlinear objective function in P1. Define Linearized objective function:

New Optimization Algorithm The g(v) makes sense only if Each product term, h(x) = c/x, in f(x) is a monotonic decreasing function.

Two Optimization Scenarios (1) All the branch voltage drops increase. (2) Only some branch voltage drops increase while others decrease or stay unchanged. Combine two scenarios, we have We always have

New Optimization Problem P3 Minimize Linearized objective function Subject to IR drop: Electro-migration: Minimum width: Extra constraint:

Sequence of Linear Programmings New P/G Optimization Algorithm 1. Obtain an initial solution for a given P/G network 2. Build all the constraints for Problem P3 3. Solve P3 by sequence of linear programmings and record the result as 4. Build all the constraints based on of step (3) for the problem P2 5. Solve P2 by a linear programming and record the result as 6. Stop if improvement over previous result is small. Otherwise, goto step (2)

Theoretical Result Theorem: There exists a so that step (3) always converges to the global minimum in the convex problem space of P1. xmin x1 x0 x2 x3 x4

Practical Considerations Selection of At the beginning, solution space in P3 should be as large as possible, so should be small. It should be close to 1 in later course of sequence of linear programmings. Numerical Stability Power networks are converted ground networks to improve the numerical stability. Voltage drop in a ground network has to be represented by by a power network with 5V supply voltage. Power networks can be easily converted into ground networks.

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New optimization algorithm Experimental results Summary and future work

Experimental Results Sequence of linear programming and Conjugate gradient method were performed on 4 oversized p/g networks on SUN Untra-I with 169 MHz.

Comparison in CPU time

Comparison in Performance

The cost reduction versus the number of iterations (p4x4) Experimental Results The cost reduction versus the number of iterations (p4x4)

Effect of on the performance of the new algorithm Experimental Results Effect of on the performance of the new algorithm

Outline of Presentation Introduction and motivation Review of existing algorithms Relaxed P/G optimization procedure New optimization algorithm Experimental results Summary and future work

Summary A new method based sequence of linear programmings was proposed to determine the widths of P/G network segments subject to reliability constraints. We showed theoretically that new method is capable of finding solution as good as that by the best-known method. Experimental results demonstrated that new method is orders-of-magnitude faster than the best-known method with constantly better solution quality.