MICRONOVA Centre for micro- and nanotechnology TKK 28.2.2005Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

FABRICATION PROCESSES
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Wally Dream Job.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Wafer Preparation Challenge in epitaxial growth : - Achieving defect free films at low temperate. More than half of the yield loss is due to contamination.
Section 4: Thermal Oxidation
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
EBB 323 Semiconductor Fabrication Technology
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Chemical Vapor Deposition.
The Deposition Process

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
A. Transport of Reactions to Wafer Surface in APCVD
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Surface micromachining
Chemical Vapor Deposition This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
Background material science ideas that may be of use. This presentation is partially animated. Only use the control panel at the bottom of screen to review.
McGill Nanotools Microfabrication Processes
Plasma-Enhanced Chemical Vapor Deposition (PECVD)
MOCVD Basics & Applications
Chapter 4 Wafer Manufacturing and Epitaxy Growing
Carrier Mobility and Velocity
M.H.Nemati Sabanci University
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Crystal Growth Techniques
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
Chapter 9 Thin Film Deposition
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Epitaxial Deposition Daniel Lentz EE 518 Penn State University March 29, 2007 Instructor: Dr. J. Ruzyllo.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
By: Kyle Logan MEEN  Crystals have special desired optical and electrical properties  Growing single crystals to produce gem quality stones 
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
BY KRISHNAN.P Chemical Vapour Deposition (CVD) is a chemical process used to produce high purity, high performance solid materials. In a typical.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Deposition Techniques
Crystal Structure and Polysilicon Preparation
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
Fabrication Process terms
Forge Welding Welding Technology/ 3.6 Forge Welding.
Bonding interface characterization devices
Silicon Wafer cm (5’’- 8’’) mm
Etch-Stop Techniques : (1) Doping Selective Etching (DSE)
BIPOLAR INTEGRATED CIRCUIT FABRICATION
Chapter 1.
Thermal oxidation Growth Rate
SEMICONDUCTORS Properties
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
Metal Organic Chemical Vapour Deposition
Epitaxial Deposition
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic Plc) Veli-Matti Airaksinen Micronova Helsinki University of Technology Epitaxy process and equipment Properties of epitaxial wafers Defects and contamination

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Epitaxy Epitaxy = Deposition of single crystalline layer of semiconductor. Deposition is done on a single crystal substrate (silicon wafer). High temperature process o C. Deposition from vapour phase with CVD. Precursors SiCl 4, SiHCl 3, SiH 2 Cl 2 or SiH 4. More than 70% of all silicon wafers get epi on them. Two types of epi: blanket or in-line. Atmospheric process for blanket epi. Reduced pressure often used for in-line epi. P + substrate P-type epi

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Features of epitaxial wafers  The epitaxial layer lacks some of the impurities (C, O) and defects (COPs) of the substrate wafer.  The resistivity of the epi layer can differ from the substrate by a factor of  The electrical interface between substrate and epilayer is abrupt and sharp.  The resistivity of the epi layer is reproducible and uniform.  The thickness of the epi layer is very reproducible and uniform.  Complicated multilayer structures are possible.  And it’s relatively expensive.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Reactors  Two types of reactors: single wafer and batch.  Process chamber made out of fused silica.  During processing wafer rests on a SiC coated graphite susceptor.  Heating inductively or with lamps.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Advantages of the single wafer reactor –Heating by IR lamps: fast –Horizontal laminar gas flow: less autodoping –Very low particle levels –Excellent thermal profile: less slip –Excellent stability and uniformity –Lower cost for large wafers and thin epi

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Process  Reactor etched clean with HCl prior to deposition.  Wafer(s) loaded in by wafer handler (or manually in batch process).  Native oxide removal at o C. (Other techniques used for low temperature epi processing.)  Typical epi deposit temperature o C with trichlorosilane (TCS) and o C with dichlorosilane (DCS). H 2 used as carrier gas.  Dopants: PH 3, AsH 3 (n-type) or B 2 H 6 (p-type).  Deposition rate: µm/min (TCS) and µm/min (DCS) Total process time: 8 minutes for 10 µm epi (TCS process).

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Deposit rate and temperature Epi growth rate depends on temperature. High growth temperature is also advantageous due to reduced stacking faults.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Who uses epi? TechnologyUseEpi structure Typical thickness (µm) Typical resistivity (ohm-cm) Advantages Comments CMOSDigital Icsp/P Minimize latch-up Backsealing! MOSPower devicesn/N Thick doped layer MOSCCDn/N Uniformity, low leakage Analog bipolarAmplifiers, Power devices p/P Thick doped layer Analog bipolarOptical, X-ray detectors n/N High resistivity, low leakage Backsealing! MEMSEtch stop, active layer of device n/P p/P ++ /N Uniform layer, abrupt interface Usually DSP- wafer

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Important specifications for epi wafers  Epi thickness.  Thickness variation (within wafer and wafer-to-wafer).  Dopant.  Epi resistivity.  Resistivity variation (within wafer and wafer-to-wafer).  Defect levels: particles and stacking faults.  Allowed metallic contamination level.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Single Wafer Process Performance Typical –Thickness uniformity (wafer-to-wafer)1.0% –Resistivity uniformity (wafer-to-wafer)4.0% Best –Thickness uniformity (wafer-to-wafer)0.60% –Thickness uniformity (within wafer)0.85% –Resistivity uniformity (wafer-to-wafer): <10 Ohm-cm 2.0% Ohm-cm4.5% –Resistivity uniformity (within wafer): <10 Ohm-cm 1.5% Ohm-cm3.0%

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Resistivity range (in production)

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Problems with Epitaxial Wafers Autodoping. Surface defects (stacking faults). Metallic contamination

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Autodoping Autodoping: unintentional doping due to background impurities (from substrate, reactor, gases…) Autodoping is reduced primarily by raising hydrogen flow which increases the potential for slip and resistivity uniformity problems. For lowest background doping (high resistivity), a high growth rate is essential. Resistivities of ohm-cm are routinely produced on Sb-doped substrates. Resistivities of up to ohm-cm are technically possible.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen MoundSpikePyramidStacking fault Stacking faults Also called pyramids, hillocks or mounds. Defects originating from the epi-substrate interface. Typically SFs on a wafer. Affect subsequent processing, especially lithography and wafer bonding. Cause high leakage currents if within the active area of device.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Stacking fault is caused by a defect on the starting wafer surface (particle, damage, oxide island...). Quality of starting surface is crucial for the prevention of SFs. SF grows on the (111) plane. Size is proportional to epi thickness.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Metallic Contamination Leakage currents can be significantly increased by metals. In most applications most contamination occurs during device processing. Metal levels are controlled by gettering. For some applications (i.e. detectors) low metal levels have been found to be important. Due to measurement problems knowledge about contaminants and contamination sources is patchy.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Metallic Contamination Important contaminants: Fe, possibly Mo and Ti, occasionally Cu and Ni. Cu and Ni are very fast diffusers; Fe moderately fast; Mo and Ti slow. Behaviour of Fe is known best due to easy, quantitative measurement in p-type material using recombination lifetime. Recently quantitatitive techniques for Cu have been developed.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Metallic Contamination: Fe, Mo, Ti Epi process is inherently clean due to high concentration of Cl and H 2 in the ambient. Normally epi contains a slow diffusing contaminant (either Mo or Ti) in significant concentrations. The source of this contaminant is not known and it cannot be controlled. Fe contamination occurs due to contamination from equipment: Leaks in gas system (Cl containing gas), pinholes in SiC coating of susceptor, or faulty pre-epi cleaning.

MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Metallic Contamination: Cu and Ni Fast diffusers (Cu and Ni) tend to segregate to wafer surface during cooldown. Cu, however, can also precipitate in n-type silicon. (Formation of Cu precipitates is controlled by the Fermi-level.) Source of Cu is polishing slurry. P-type substrates may contain relatively high levels of Cu!