Real Time Correlator in FPGA Xu ZhiJun, Zhang XiuZhong Shanghai Astronomical Observatory China 4 th IVS General Meeting January 9, 2006.

Slides:



Advertisements
Similar presentations
SCARIe: Realtime software correlation Nico Kruithof, Damien Marchal.
Advertisements

Next Generation Workshop Chinese VLBI Software Correlator Development and its Applications Zheng Weimin, Yang Yan, Zhang Dong, Chen Zhong, Shu Fengchun,
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Masters Presentation at Griffith University Master of Computer and Information Engineering Magnus Nilsson
The CVN Real Time Correlator Zhang Xiuzhong, Chen Zhong Shanghai Astronomical Observatory China 4th e-VLBI Workshop Sydney
CENG536 Computer Engineering Department Çankaya University.
Chapter 15 Digital Signal Processing
Digital Baseband Converter Ying Xiang Xiuzhong Zhang Shanghai Astronomical Observatory China.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
White and Gloster P741 An Implementation of the Discrete Fourier Transform on a Reconfigurable Processor By Michael J. White 1,2* and Clay Gloster, Jr.,
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
Physics 434 Module 4-FFT – Thanks to Prof. Toby Burnett for writeups & lab 1 Physics 434: Continuing Module 4 week 2: the Fourier Transform Explore Fourier.
Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Ninth Synthesis Imaging Summer School Socorro, June 15-22, 2004 Cross Correlators Walter Brisken.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
CVN software correlator development and its applications Zheng Weimin*, Zhang Juan, Tong Li, Tong Fengxian, Liu Lei, Chen Zhong, Shu Fengchun, Wang Guangli.
Sine Wave Generation on the XUP Virtex-II Pro Development System Steven Wasson ECE 443 – Hardware Design in VHDL Assignment 3 – Sine Wave Generation October.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “A Tutorial“ Greg Goslin Digital Signal Processing.
New correlator MicroPARSEC Igor Surkis, Vladimir Zimovsky, Violetta Shantyr, Alexey Melnikov Institute of Applied Astronomy Russian Academy of Science.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
上海天文台 Shanghai Astronomical Observatory e-VLBI Progress in China Zhang Xiuzhong, team of Chinese VLBI Network Shanghai Astronomical Observatory Chinese.
Implementation of MAC Assisted CORDIC engine on FPGA EE382N-4 Abhik Bhattacharya Mrinal Deo Raghunandan K R Samir Dutt.
VLBA Software Group Meeting RBDE Control via VSI-S Interface Miguel Guerra National Radio Astronomy Observatory (Socorro, NM) 2010 January 12.
TOW 2007: Correlator Theory Kerry Kingham - U.S. Naval Observatory Roger Cappallo – Haystack Observatory Mike Titus - Haystack Observatory.
Station Board EVLA F2F Meeting: December Dave FortEVLA F2F Meeting: 11/12 December Outline Station Board Review Station Board Status Delay.
High Performance Scalable Base-4 Fast Fourier Transform Mapping Greg Nash Centar 2003 High Performance Embedded Computing Workshop
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
J. Greg Nash ICNC 2014 High-Throughput Programmable Systolic Array FFT Architecture and FPGA Implementations J. Greg.
Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007.
EE 113D Fall 2008 Patrick Lundquist Ryan Wong
An FX software correlator for VLBI Adam Deller Swinburne University Australia Telescope National Facility (ATNF)
Update on the Software Correlator Nico Kruithof, Huseyin Özdemir, Yurii Pydoprihora, Ruud Oerlemans, Mark Kettenis, JIVE.
Characterization Presentation Characterization Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by:
Generating Sinusoidal Signals Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin EE 445S Real-Time Digital.
Chinese Real Time VLBI Correlator Xiang Ying, Xu Zhijun, Zhu Renjie, Zhang Xiuzhong, Shu Fengchun, Zheng Weimin Shanghai Astronomical Observatory China.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
7- 1 Chapter 7: Fourier Analysis Fourier analysis = Series + Transform ◎ Fourier Series -- A periodic (T) function f(x) can be written as the sum of sines.
ECE 448: Lab 7 Design and Testing of an FIR Filter.
Tenth Synthesis Imaging Summer School UNM, June 13-20, 2006 Cross Correlators Walter Brisken.
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
Lecture 17 - Approximation Methods CVEN 302 July 17, 2002.
上海天文台 Shanghai Astronomical Observatory VLBI correlators of Shanghai Astronomical Observatory ZHENG Weimin, Zhang Xiuzhong Shanghai Astronomical Observatory,
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 Neutron Monitor Workshop 2(B): Neutron Monitor Digital Electronics Mahidol University June 26, 2009 Paul Evenson University of Delaware Cosray at McMurdo.
3/19/2016 DIGITAL BACKENDS SIGNAL FLOW, PROBLEMS & SOLUTIONS. BY Shri Irappa M. Halagali Date : 21 / 10 / 2010.
The Development of Hardware Correlator in SHAO Zhijun Xu Shanghai Astronomical Observatory, CAS IVTW, November 2014, Groningen/Dwingeloo, the Netherlands.
EE345S Real-Time Digital Signal Processing Lab Fall 2006 Lecture 17 Fast Fourier Transform Prof. Brian L. Evans Dept. of Electrical and Computer Engineering.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
VGOS GPU Based Software Correlator Design Igor Surkis, Voytsekh Ken, Vladimir Mishin, Nadezhda Mishina, Yana Kurdubova, Violet Shantyr, Vladimir Zimovsky.
JIVE UniBoard Correlator External Review
Backprojection Project Update January 2002
Geodetic VLBI activities in China
The Development of Broadband VLBI Technologies in SHAO
JIVE UniBoard Correlator (JUC) Firmware
Generating Sinusoidal Signals
A Comparison of Field Programmable Gate
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Trigger Frequency Analysis & Busy/Veto on the SCT TIM
The Uniboard  FPGA Processing for Astronomy
UNIBOARD : VLBI APPLICATION CHARACTERIZATION
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Presentation transcript:

Real Time Correlator in FPGA Xu ZhiJun, Zhang XiuZhong Shanghai Astronomical Observatory China 4 th IVS General Meeting January 9, 2006

OUTLINE Main Characteristics Architecture of the Correlator FFT & MAC Board Some results Future Plan

1. 3 Stations FX Correlator ( 5 stations, 8 IFs ) 2. date rate : M samples/s, 1 or 2 bits/sample 3. Integration Time : millisecond – 1 hour (typical 5s) 4. Input data format: MKIV, MKV or others( VSI, VLBI) 5. data source : Disk Array, Network 6. Output: via net and disk files ( in FITS format) 7. Fringe searcher, Phase Cal ( in Hardware) Main Characteristics

Architecture of Correlator

LTA Monitor (real time fringe display) PBD CCC LTA MOXA Card PBI (xc2v3000) FFT & MAC (xc4vsx35)

Data Output MACMAC FFT 16bits Scaled Fixed Point FRINGEFRINGE DELAYDELAY 16bits LTA 7300A PBI_1 Model Input FSTCFSTC MCC DATA CLKPBI_1 PBI_2 PBI_3 32M 160M 8M 4M DATA CLKPBI_2 DATA CLKPBI_3 FFT & MAC Board Diagram

192x3 bits 160x1024 bits ( linear model period ) CLK_4M RESET READY_PARA CLK_PARA PARASTR Model Input - Time Diagram Period of 6 coefficient polynomial = 1min

C1C1 C2C2 C3C3 CLKPBI_1 CLKPBI_2 CLKPBI_3 CLKFRINGE C 1 =6 C 2 =4 C 3 = -3 Integer Bit Delay

i= 1, 2 …, linear Model period (160x1024 bits) Sine-Cosine Look-Up Table Sine Cosine 16bits PBI-1 14bits Unsigned PBI-2 PBI-3 16bits 1 (b) 2 (b) 3 (b) 1 (a) RAM 16x2 x (a) RAM 16x2 x (a) RAM 16x2 x1024 PING-PANG RAM Xilinx IP Core 3x2x16 bits ‘1’ = x“4000” ‘0’ = x”C000” Fringe Stopping Complex Multiply

1 (b) 2 (b) 3 (b) 1 (a) RAM 16x2 x (a) RAM 16x2 x (a) RAM 16x2 x1024 PING-PANG RAM FFT 16 bits 1024 Fixed Point Xilinx IP Core DATA_R DATA_I (16 bits) Address 10 bits Index 9 bits FFT_R 16 bits Done FSTCFSTC FFT_I FFT (Fast Fourier Transform)

τ = d + e(f-1) f= 1, 2 …,FFT num per linear Model period (160) FSTC = i* τ/ N i=1, 2 …, N/2 N is FFT point Sine-Cosine Look-Up Table Sine Cosine 16bits Sign FFT_R 14bits Unsigned FFT_I 16 bits 1 (b) 2 (b) 5 (b) 1 (a) RAM 16x2x512 2 (a) RAM 16x2x512 5 (a) RAM 16x2x512 PING-PANG RAM Xilinx IP Core 1 DATA_R DATA_I (16 bits) 2 3 DATA_R = FFT_R * Cosine - FFT_ I * Sine DATA_ I = FFT_ I * Cosine + FFT_R * Sine FSTC (Fractional Sample Time Correction)

X_R 16 bits X_I Y_RY_I 16 bits Dout_R Dout_I R RAM 42x512 I RAM 42x512 R RAM 42x512 I RAM 42x512 1~1023 次 1024 次 Output RAM Acc RAM 42x2 bits DOUT_R = X_R * Y_R + X_I * Y_I DOUT_ I = X_I * Y_R - X_R * Y_I MAC (multiple and accumulate)

ML402 Evaluation Platform (V4-SX35) FFT & MAC Board

 xc2v3000 Number of MULT18X18s 37 out of 96 38% Number of RAMB16s 86 out of 96 89% Number of SLICEs 7301 out of %  xc4vsx35 Number of DSP48s 43 out of % Number of RAMB16s 76 out of % Number of Slices 6056 out of % FPGA Chip Usage

Results – Simulation data Station 1 - Station 2Station 1 - Station 3Station 2 - Station 3

Results – TC-1 Satellite The Fringe of the SH-UR Baseline TC-1 observation with Integration time of 62.5 ms

Results – TC-1 Satellite (cont.) The Fringe of the SH-UR Baseline TC-1 observation with Integration time of 4 seconds

Future Plan  5 stations, 8 IFs  Network creation  System auto-operation software development  Hardware Fringe searcher, Phase Cal

Thank you