Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.

Slides:



Advertisements
Similar presentations
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Advertisements

Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Mark Heron Diamond Light Source Oct 2007 EPICS EPICS Interface to the Libera Electron Beam Position Monitor.
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI MRF workshop, Prague, Eli Beamlines Paul Scherrer Institut SwissFEL Timing System.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,
Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Diagnostics and Controls K. Gajewski ESS Spoke RF Source Accelerator Internal Review.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 TPS Timing System & Plan of Machine Protection System TPS Timing System & Plan of Machine.
INTRODUCE OF SINAP TIMING SYSTEM
Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI EPICS Meeting, Saclay Paul Scherrer Institut SwissFEL Timing System Babak Kalantari.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Status of BEPCII Timing System Presented by Ge Lei IMAC 2006.
John Dusatko 2012 EPICS Timing Workshop The SLAC Timing System April 24, The Accelerator Timing System at SLAC: Experiences, Ideas & Future Plans.
Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.
IVS-4th General Meeting, Concepción- Chile, Jan 2006 DBBC - A Flexible Platform for VLBI Data Process G. Tuccari, S. Buttaccio, G. Nicotra - Istituto di.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
REDNET Prototype overview Rok Stefanic the best people make cosylab.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
FeaturesBenefits MagniVu™ acquisitionAvoid missing events completely in either timing or state acquisition mode with higher sampling resolution (up to.
EPICS Collaboration Meeting Timing Workshop April 24, 2012.
K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Dayle Kotturi System Concept Review/Preliminary Design Review November 16, 2005 Timing Outline System Concept Review Requirements.
Timing System of the Swiss Light Source Timo Korhonen Paul Scherrer Institute, Switzerland 1. Introduction 2. Components and technology 3. SLS Timing Application.
Stephen Norum LCLS Oct. 12, LCLS Machine Protection System Outline Overview of interim MPS Update on the interim MPS.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Timing System R+D for the NLC Josef Frisch. NLC and PEPII Phase and Timing Requirements (approximate)
CSNS Timing System G. Lei Feb Page CSNS Timing System Feb Contents of this talk Breif introduction to CSNS Requirement investigation Strategy:
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
John Dusatko USPAS Fundamentals of Timing & Synchronization January 25, 2008 / Santa Rosa, CA 1 The LCLS Timing & Event System -
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Main Timing System Overview
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Ewald Effinger, Bernd Dehning
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Commodity Flash ADC-FPGA Based Electronics for an
Timing and Event System for the LCLS Electron Accelerator
Data Transmission System Digital Design Chris Langley NRAO
SLS & Diamond Timing System update
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Breakout Session: Controls
Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,
Presentation transcript:

Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008

Micro-Research Finland Oy Micro-Research Finland Oy Founded in 1985 Timing System development initiated in 1999 by the design of the timing system for SLS (series 100) References: –SLS, Paul-Scherrer Institute, Switzerland –Diamond Light Source Ltd., U.K. –ASP, Australia –BEPCII, Insitute for High Energy Physics, Beijing, China –LCLS, Stanford Linear Accelerator Center, USA –SNS, Oak Ridge National Laboratory, USA –SSRF, Shanghai, China –Elettra, Trieste, Italy –ALBA, Spain –And others...

Micro-Research Finland Oy Timing System Overview Event Generator (EVG) 12-Way Fan-Out RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks 12-Way Fan-Out Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fiber

Micro-Research Finland Oy Timing System with Upstream Event Generator (EVG) Fan-Out/Concentrator RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks Fan-Out/Concentrator Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fibers

Micro-Research Finland Oy Timing System Features Event driven system, 255 event codes Events are sent out with the event clock rate which is derived from an external RF reference Event clock rate 50 to 125 MHz Events generated –From external HW inputs –Two sequencers (up to 2048 events/sequencer) –Multiplexed counters –Software Eight distributed bus signals, updated simultaneously at the event clock rate, no interference with events Event Generators may be cascaded –EVGs synchronized to different clocks

Micro-Research Finland Oy Timing System Features (cont.) Event Receivers lock to the EVG event clock and generate –pulse outputs with programmable delay and width –level outputs –Software interrupts –Synchronous clocks –RF recovery (VME-EVR-230RF only) Support for Timestamping/distribution of time Timestamping of external events Data transfer support with predictable timing –Up to 2 kbyte buffer –Max Mbytes/s SFP transceivers, multi-mode fiber

Micro-Research Finland Oy Event Generator (VME-EVG-230) RF input Event clock divided from RF /1, /2,..., /32 Event clock 50 – 125 MHz Line syncronisation input e.g. 50 Hz / 60 Hz TTL level SFP transceiver Optical signal to EVRs (fan-outs) Upstream EVG Distributed bus inputs External trigger inputs Two Universal I/O slots Up to four programmable I/O, TTL/NIM/Optical

Micro-Research Finland Oy Event Generator (cPCI-EVG-220/230) RF input Event clock divided from RF /1, /2,..., /32 Event clock 50 to 100/125 MHz Line syncronisation input e.g. 50 Hz / 60 Hz TTL level SFP transceiver Optical signal to EVRs (fan-outs) Upstream EVG Two Universal I/O slots Up to four programmable I/O, TTL/NIM/Optical Optional side-by-side I/O extension module for three Universal I/O slots, providing up to six I/O signals

Micro-Research Finland Oy VME Event Receiver (VME-EVR-230) SFP transceiver Optical signal from EVG (or fan-out) Programmable outputs 8 TTL level External trigger input Two Universal I/O slots Up to four programmable I/O, TTL/NIM/Optical Eight Universal I/O slots Up to sixteen programmable I/O, TTL/NIM/Optical

Micro-Research Finland Oy VME Event Receiver with RF output (VME-EVR-230RF) SFP transceiver Optical signal from EVG (or fan-out) Programmable outputs 4 TTL level External trigger input External inhibit input Two Universal I/O slots Up to four programmable I/O, TTL/NIM/Optical 3 Differential CML RF/pattern outputs with 1/20 th event cycle resolution (400 8 ns event clock cycle)

Micro-Research Finland Oy CompactPCI Event Receiver (cPCI-EVR-220/230) SFP transceiver Optical signal from EVG (or fan-out) External trigger input External inhibit input Two Universal I/O slots Up to four programmable I/O, TTL/NIM/Optical Optional side-by-side I/O extension module for three Universal I/O slots, providing up to six I/O TTL/NIM/Optical

Micro-Research Finland Oy PMC Event Receiver (PMC-EVR-230) SFP Transceiver External trigger input Three TTL outputs Eight Universal I/O slots Up to sixteen programmable I/O, TTL/NIM/Optical Transition Board I/O through VME P2

Micro-Research Finland Oy Event Receiver Performance ModuleResolutionJitter typ. VME-EVR-2308 ns min. *)< 25 ps RMS VME-EVR-230RF (standard outputs) 8 ns min. *)< 15 ps RMS VME-EVR-230RF (CML outputs) 400 ps (8 ns / 20)< 5 ps RMS cPCI-EVR ns min.< 25 ps RMS cPCI-EVR-230 PMC-EVR ns min. *)< 25 ps RMS *) 10 ps with UNIV-LVPECL-DLY module

Micro-Research Finland Oy Universal I/O Modules 25.4 mm x 52 plug-in units two outputs or inputs each can be fitted on VME-EVG-230 and VME-EVR-230(RF), VME-UNIV-TB, CompactPCI EVG/EVR, CompactPCI side-by-side module Module specification available on-line for custom module development Optical HFBR-1414 Optical HFBR-1528 NIM Output TTL Output TTL Input 650 nm 1 mm POF 820 nm LVPECL Output LVPECL Output 10 ps step Delay tuning

Micro-Research Finland Oy Fan-Out Modules (VME/cPCI-FOUT-12)

Micro-Research Finland Oy Fan-Out Concentrator Module (cPCI-FOUT-CT-8) Upstream events Upstream distributed bus Upstream data transfer Fiber length measurement

Micro-Research Finland Oy Fiber Delay Measurement Setup EVG FOUT- CT-8 EVR Loopback EVR Loopback EVR Scope Fiber under test Fiber length Scope Delay Timing SystemDiff relative error mns mm 946,414340,418294,0040, ,72414,733294,0130,0091, ,641513,628293,987-0,017-3, ,99711,010294,0200,0163, , ,629294,004-0,001-0, , ,457294,0110,0071, , ,692294,000-0,005-0,930

Micro-Research Finland Oy Fiber Delay Measurement std.dev. between 10:40 and 10: ps Scope offHeater 50˚C Heater 70˚C Heater 80˚C

Micro-Research Finland Oy Fiber Delay Measurement Cold Spray

Micro-Research Finland Oy VME-ADC x 1 Gsps ADC Prototype Designed to be used for filling pattern feedback at SLS Two Atmel AT84AD001B Dual 8-bit 1 Gsps ADCs –2 Gsps in interleaved mode –500 mVpp Differential Analog Input –1.5 GHz Full Power Input Bandwidth (-3 dB) –Sample clock can be shifted in 10 ps steps Integrated Event Receiver –Production version will recover RF (ADC conversion clock) from event system –Timing/triggering from event system

Micro-Research Finland Oy SLS filling pattern sample with VME-ADC-200 prototype

Micro-Research Finland Oy SLS filling pattern sample with VME-ADC-200 prototype

Micro-Research Finland Oy Other products Electron Gun Triggering –Transmitter module EGUN-TX –Receiver module at high voltage EGUN-RX

Micro-Research Finland Oy Future Interests EPIC form factor EVR prototype (see –Integrated CPU (either soft-CPU inside FPGA or Freescale Coldfire) –Integrated EVR –PC104 bus / PCI bus Event Receiver for CompactRIO (National Instruments) –Feasibility? cRIO interface not very suitable for timing receiver