Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.

Slides:

Advertisements

Similar presentations

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

Advertisements

System Integration and Performance

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.

Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,

Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*

Stephanie Allison Integration with the SLC Control April 7, 2005 Introduction PNET Receiver VME Module SLC-Aware IOC Existing.

Stephanie Allison Facility Advisory Committee Meeting Apr 16, 2007 Timing and Event System S. Allison, M. Browne, B. Dalesio, J.

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

Stephanie Allison LCLS Integration with SLC October 12, 2004 Integration with SLC LCLS Facility Advisory Committee Oct 12, 2004 Introduction.

Dayle Kotturi Controls April 29, 2004 Injector Controls LCLS Facility Advisory Committee April 29-30, 2004 Outline Description.

Stephanie Allison Integration with the SLC Control Oct 27, Introduction Demo SLC-Aware IOC Plans for Next 12 Months.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Dayle Kotturi Facility Advisory Committee Meeting October 12, 2004 Injector/Linac Controls An overview of the status of each of.

Ron Akre, Dayle Kotturi LCLS LLRF April 16, 2007 Linac.

Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.

Wireless Data Acquisition for SAE Car Project by: J.P. Haberkorn & Jon Trainor Advised by: Mr. Steven Gutschlag.

INTRODUCE OF SINAP TIMING SYSTEM

Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April Kukhee Kim.

Dayle Kotturi Lehman Review May 10-12, 2005 Low Level RF Outline Scope Local feedback loop requirements Solutions Costs How this.

Status of BEPCII Timing System Presented by Ge Lei IMAC 2006.

John Dusatko 2012 EPICS Timing Workshop The SLAC Timing System April 24, The Accelerator Timing System at SLAC: Experiences, Ideas & Future Plans.

Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.

REDNET Prototype overview Rok Stefanic the best people make cosylab.

Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.

EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.

SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.

Dayle Kotturi System Concept Review/Preliminary Design Review November 16, 2005 LLRF Outline System Concept Review Requirements.

EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS Timing System (pattern design, evGUI, and high level) Mike Zelazny for LCLS Timing.

FECC/SAIOC/RTEMS Making Lemonade. FECC “Slow” Code (in PC) –Ported iRMX code –By Bob Sass and Tony –As little hand work as possible –EPICS OSI layer –Dual.

EPICS Collaboration Meeting Timing Workshop April 24, 2012.

K. Luchini LCLS Injector /BC1 Magnet PS Final Design Review, March 30, Injector and BC1 Magnet PS Controls K. Luchini.

Fast Fault Finder A Machine Protection Component.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

Stephanie Allison LCLS Controls Software Meeting Dec 6, 2007 How To Set Up for the Event System on an IOC with an EVR(s) Assumes.

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

Dayle Kotturi System Concept Review/Preliminary Design Review November 16, 2005 Timing Outline System Concept Review Requirements.

REDNet - Status overview Rok Stefanic Ziga Kroflic

IMAC 2007BEPCII Timing System Status1 Event timing system for BEPCII storage ring commissioning Presented by G. Lei May 2007.

The recent history and current state of the linac control system Tom Himel Dec 1,

09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.

Stephanie Allison SLC-Aware April 5, 2005 Introduction Description Issues Progress Plans for 2005 SLC-Aware IOC LCLS Collaboration,

Stephen Norum LCLS Oct. 12, LCLS Machine Protection System Outline Overview of interim MPS Update on the interim MPS.

Debbie Rogind Diane Fairley SLC-Aware BSAC Facility Requirements Review May 26, 2005 SLC Aware IOC BSAC* Facility Requirements Review *Beam Synchronous.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

S. Smith LCLS Facility Advisory October 12, Beam Position Monitors Facility Advisory Committee October 12, 2006.

BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.

Stephanie Allison LCLS IOC Meeting Jul 18, 2008, Jan 21, 2011 Beam Synchronous Acquisition for IOC Engineers Definition/Requirements.

SLAC I&C Division / EE Department

SLC-Aware IOC LCLS Collaboration Jan 26, 2005

LCLS Timing Software and Plan

Timing and Event System S. Allison, M. Browne, B. Dalesio, J

Event Displays for EVR IOCs

LCLS Timing Outline Scope The order of things

LCLS Event System - Software

Low Level RF Status Outline LLRF controls system overview

EPICS Collaboration Meeting

Timing and Event System for the LCLS Electron Accelerator

LCLS Timing Outline Scope The order of things

Low Level RF Status Outline LLRF controls system overview

SLS & Diamond Timing System update

Timing and Event System S. Allison, M. Browne, B. Dalesio, J

EVG-to-EVR Data Transfer (Dayle Kotturi)

Breakout Session: Controls

LCLS Machine Protection System

Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,

Presentation transcript:

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver Status of the PNET VME receiver System diagram Timing pulse to pulse LCLS MPG Event Generator and Event Receiver Costs Conclusions

Dayle Kotturi Lehman Review May 10-12, 2005 Scope LCLS timing system is used to transmit a fiducial 360 Hz signal to all triggered devices in LCLS System requirements (speed and content) are known: receive 128 bit PNET data at 360 Hz; append add’l info; operate at 120 Hz The component parts are known: PNET VME receiver, EVG-200 and EVR-200 The interfaces are being defined

Dayle Kotturi Lehman Review May 10-12, 2005 SLC Master Pattern Generator The one and only SLC Master Pattern Generator (MPG) Takes as input: 360 Hz fiducial from SLC PDU is the signal to create a new PNET buffer Performs tasks: creates PNET buffers responds to faults Outputs PNET buffers to all micros and PNET VME receiver on the next 1/360 s fiducial

Dayle Kotturi Lehman Review May 10-12, 2005 Introducing the PNET VME receiver

Dayle Kotturi Lehman Review May 10-12, 2005 Status of the VME PNET receiver Hardware prototype is finished (1 instance) Board is 3 slots wide to accommodate on board cable modem interface to PNET Engineering Design Specification doc written Driver and device support (bi, mbbiDirect to access each variable in PNETbuffer) written. Compiled only for Synergy PPC running RTEMS 4.6.2

Dayle Kotturi Lehman Review May 10-12, 2005 System Diagram

Dayle Kotturi Lehman Review May 10-12, 2005 Micro timing pulse to pulse

Dayle Kotturi Lehman Review May 10-12, 2005 Micro timing pulse to pulse (cont’d)

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS timing pulse to pulse

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS timing pulse to pulse (cont’d)

Dayle Kotturi Lehman Review May 10-12, Hz fiducial; 120 Hz operation

Dayle Kotturi Lehman Review May 10-12, 2005 LCLS MPG Takes the PNETbuffer with appended epicsTimeStamp and checksum fault indicators Adds on LCLS application commands Adds on any newly detected faults Writes modified buffer into EVG’s memory, setting flag when done

Dayle Kotturi Lehman Review May 10-12, 2005 Event Generator (EVG) On board FPGA packages/chunks 24 byte LCLS MPG data and sends 2 byte packets to EVR at 125 MHz Data arrives in EVR in 0.6 microseconds + fiber travel time (which depends on distance) Driver and device support exists (for sending smaller-sized packets). Conversion to RTEMS (from VxWorks) in progress

Dayle Kotturi Lehman Review May 10-12, 2005 Event Receiver (EVR) Resides in SLC-aware IOC Receives EventBuffer (EB) from EVG Contents of EB determine actions taken by SLC-aware IOC during current beam pulse Driver and device support exists (for receiving smaller-sized packets). Conversion to RTEMS (from VxWorks) needed

Dayle Kotturi Lehman Review May 10-12, 2005 Costs Event Generator EVG-200: 5687 € Need one (only) in operation and 2 for testing and spare Event Receiver EVR-200: 2932 € Need one per chassis where triggers required Transition Modules: EVR-OTB-200 (14 triggers): 829 € EVR-NTB-200 (32 triggers): 1434 €

Dayle Kotturi Lehman Review May 10-12, 2005 Conclusions Progress made with PNET VME receiver LCLS MPG needs to be designed and implemented EVR/SLC-aware IOC interface needs defining Performance and reliability from PNET through to EVG must be measured