FEE2006, Perugia Simultaneous Photon Counting and Charge Integrating Readout Electronics for X-ray Imaging Hans Krüger, University of Bonn, Germany University.

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.
Digital to Analog Converter By Rushabh Mehta Manthan Sheth.
CMOS Comparator Data Converters Comparator Professor Y. Chiu
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Digital to Analog and Analog to Digital Conversion
Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.
Lecture 9: D/A and A/D Converters
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
Ph. Farthouat CERN ELEC 2002 ADC 1 Analog to Digital Conversion  Introduction  Main characteristics –Resolution –Dynamic range –Bandwidth –Conversion.
GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
A High-speed Adaptively-biased Current- to-current Front-end for SSPM Arrays Bob Zheng, Jean-Pierre Walder, Henrik von der Lippe, William Moses, Martin.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
ECE 4371, Fall, 2014 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
DEPFET Electronics Ivan Peric, Mannheim University.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
The AGIPD Detector for the European XFEL Julian Becker (DESY), Roberto Dinapoli (PSI), Peter Goettlicher (DESY), Heinz Graafsma (DESY), Dominic Greiffenberg.
Performance limits of a 55  m pixel CdTe detector G.Pellegrini, M. Lozano, R. Martinez, M. Ullan Centro Nacional de Microelectronica, Barcelona, 08193,
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Update on CLICpix design
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
COMETH*: a CMOS pixel sensor for a highly miniaturized high-flux radiation monitor Yang ZHOU, Jérôme Baudot, Christine Hu-Guo, Yann Hu, Kimmo Jaaskelainen,
Pixel detector development: sensor
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CMOS Analog Design Using All-Region MOSFET Modeling
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
B.Sc. Thesis by Çağrı Gürleyük
CTA-LST meeting February 2015
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
KRB proposal (Read Board of Kyiv group)
Chapter 13 Linear-Digital ICs
Overview of the project
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Digital Control Systems Waseem Gulsher
BESIII EMC electronics
OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

FEE2006, Perugia Simultaneous Photon Counting and Charge Integrating Readout Electronics for X-ray Imaging Hans Krüger, University of Bonn, Germany University of Bonn: Michael Karagounis, Manuel Koch, Edgar Kraft, Hans Krüger, Norbert Wermes University of Mannheim: Peter Fischer, Ivan Peric Philips Research Laboratories Aachen: Christoph Herrmann, Augusto Nascetti, Michael Overdick, Walter Rütten

FEE2006, Perugia Hans Krüger, University of Bonn 1  Photon counting limited to count rates < 10 MHz / pixel Quantum limited noise statistics  Charge integration High photon flux does not reach quantum limited resolution at low photon flux Motivation photon counterintegratorsim. counting and integrating (CIX) # photonsyesnoyes total energynoyes low fluxyesnoyes high fluxnoyes spectral information no yes (mean photon energy)

FEE2006, Perugia Hans Krüger, University of Bonn 2 Counting and Integrating X-ray Detection (CIX) signal intensity Photon counter more information from the same x-ray dosage Integrator

FEE2006, Perugia Hans Krüger, University of Bonn 3 Pixel Concept Preamp Integrating Channel Conversion Layer Counting Channel Total deposited energy Number of absorbed photons Mean photon energy 

FEE2006, Perugia Hans Krüger, University of Bonn 4  Implementation

FEE2006, Perugia Hans Krüger, University of Bonn 5 Prototype chip CIX 0.1 chip features: AMS 0.35 µm CMOS technology area per electronics channel: 100 µm  547 µm linear arrangement of 17 cells (no bump bond pads) 2 test pixels with access to sub-circuits, e.g. preamplifier analog output in-pixel signal generation circuits (design for testability) low noise digital logic (low-swing differential current steering logic, DCL)

FEE2006, Perugia Hans Krüger, University of Bonn 6 Pixel Cell Block Diagram  Photon counting -preamp with continuous reset -replication of feedback current sourced to the integrator  Charge integration (I to F converter) -comparator output triggers charge pump (synchronous) -constant charge packet removed from integrator feedback capacitor C int -number of pump cycles and timestamps for first and last cycle stored  Signal simulation -switched capacitor and switched current charge injection circuits -internal/external dc current source

FEE2006, Perugia Hans Krüger, University of Bonn 7 Integrator: Charge Packet Counting f clk = 8 MHz pump cycles = 2 Time = 2560 I meas [pkts./clk] = 1/2560 = 0,0004 f clk = 8 MHz pump cycles = 2 Time = 853 I meas [pkts./clk] = 1/853 = 0,0012 Time  320µs Time  (1/3)*320µs Frame=320µs small current larger current U CINT t t

FEE2006, Perugia Hans Krüger, University of Bonn 8 Feedback Circuit feedback(fast) leakage current compensation (slow)  3 differential pairs: continuous reset of the CSA feedback capacitor signal replication to source the integrator leakage current compensation

FEE2006, Perugia Hans Krüger, University of Bonn 9 Charge injection circuits (chopper) chopper 1+2: switched capacitors (~10 fF), connected to preamplifier input current chopper: switched current source (800 nA max.), connected to preamplifier or integrator input minimal pulse duration ~30 ns leakage current simulation up to five load capacitors (~100 fF each) connected to preamplifier input

FEE2006, Perugia Hans Krüger, University of Bonn 10 Integrator and Charge Pumps switched capacitor charge pump: dQ = (VDDA - VIntRef) · 240 fF, typical charge packet 1.8 · 10 6 e - (i.e keV photons or 170 photons at 120 keV tube spectrum) 1.7µA maximal current throughput (at 6 MHz clock rate) switched current charge pump packet size controlled by IPump bias DAC and clock rate VIntTh controls charge pump trigger level

FEE2006, Perugia Hans Krüger, University of Bonn 11 Differential Current Mode Logic  Differential pair with constant bias current I bias -loads generate low voltage swings by I to U conversion  An ‘ideal’ load characteristic: -V hi level fixed at maximum possible input voltage (~VDD-V th –V Dsat ) -V low level fixed by the voltage swing required to ‘fully’ switch the current in the cell (~200 mV) -plateau at ½ I bias guarantees equal rise and fall times -and all this independent of the absolute value of I bias to match given loads and speed requirements Load I  U Load I  U out I bias in V hi V lo ½ I bias I load V load 'ideal' load characteristic I bias CML principle (inverter) P. Fischer, E. Kraft, “Low swing differential logic for mixed signal applications”, Nucl. Instr. Meth. A 518 (2004)

FEE2006, Perugia Hans Krüger, University of Bonn 12 Implementation of the load circuit  Approximation of the ideal load circuit -NMOS operated as a current source with adjustable voltage VSS -diode connected NMOS (or pn-diode) to ground  V hi increases only little with I bias  Differential swing can be adjusted through VSS bias VSSGND in V hi V lo ½ I bias I load V load Load I  U measured load characteristic

FEE2006, Perugia Hans Krüger, University of Bonn 13  Measurements

FEE2006, Perugia Hans Krüger, University of Bonn 14 Photon Counter Performance minimum operational threshold 500 e equivalent noise charge180 e + 79 e / 100 fF maximum count rate6 (12) MHz with static (dynamic) leakage current compensation double pulse resolution>100 ns

FEE2006, Perugia Hans Krüger, University of Bonn 15 Integrator Noise Performance perfect 12-bit ADC discretisation limit Poisson SNR limit

FEE2006, Perugia Hans Krüger, University of Bonn 16 Impact of the Feedback Circuit DIRECT injection via feedback  noise performance not optimal but Poisson statistics limits SNR for real X-ray photon detection (60 keV X-rays, CdTe sensor, 320 µs frame time): -100 pA  23 ph, sqrt(23) = 4,8 -1 nA  226 ph, sqrt(226) = nA  2260 ph, sqrt(2260) = 48 Poisson SNR limit

FEE2006, Perugia Hans Krüger, University of Bonn 17 Total Dynamic Range photon counter integrator overlap region 6 MHz max. pulse frequency 3 pA 66 pA 12 nA 200 nA a single pulse

FEE2006, Perugia Hans Krüger, University of Bonn 18 Reconstruction of the Mean Photon Energy total energy / photon count integrator lower limit photon counter overload original pulse size

FEE2006, Perugia Hans Krüger, University of Bonn 19 Summary  A readout scheme which is capable of simultaneous counting and integrating absorbed X-ray quanta has been proposed and implemented  The multi-stage feedback circuit of the pre-amplifier mirrors the signal current to the integrator and provides leakage current compensation  A prototype chip has been submitted and tested and showed the feasibility of the concept  The simultaneous operation is fully functional though still impaired by the excess noise of the (not optimized) feedback network  A new test chip has been submitted and is currently under study Acknowledgements: Edgar Kraft for the animated ppt – sildes References: E. Kraft et al., “Counting and Integrating Readout for Direct Conversion X-ray Imaging - Concept, Realization and First Prototype Measurement”, Proceedings of the IEEE 2005 NSS/MIC P. Fischer, E. Kraft, “Low swing differential logic for mixed signal applications”, Nucl. Instr. Meth. A 518 (2004)