HDMI High-Definition Multimedia Interface Mythri P K September 2010.

Slides:



Advertisements
Similar presentations
System Integration and Performance
Advertisements

HOMELLC TESTANALYZE REPORT SLIDE SETUP SOLUTIONS LINK LAYER CMD/CNTRLRUN HOME Quantum Data DisplayPort Link Layer Test Solutions using the 882EA Test Instrument.
Quantum Data, Inc Big Timber Road Elgin, IL USA Phone (847) Fax (847) Quantum Data Confidential Quantum.
Computer Networks20-1 Chapter 20. Network Layer: Internet Protocol 20.1 Internetworking 20.2 IPv IPv6.
Programmable Interval Timer
1 Quantum Data, Inc Big Timber Road Elgin, IL USA Phone (847) Fax (847) quantum data Implementing EDID.
1 Agenda TMA2 Feedback TMA3 T821 Bock 2. 2 Packet Switching.
Chapter 5 standards for multimedia communications
The 8085 Microprocessor Architecture
Quantum Data, Inc Big Timber Road Elgin, IL USA Phone (847) Fax (847) quantum data Quantum Data - Overview.
CEA-861 Plug Fest #9 Tech Session Oct 31, Testing HDMI Lipsync Mark Stockfisch Vice President & CTO Quantum Data.
Emerging Video Technologies & Trends in Education Presented by Todd Johnson Director of Academic Solutions Group Alpha Video & Audio, Inc. is a leading.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Group Members: Kevin Wang Henry Shih Yu Xing
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.
HDMI Madhav Achar, Patrick D’Agostino, and Arthur Rajala EECS 373 March 2014 University of Michigan 1.

01 HDM-962 with 4KX2K supported which allows HDMI signal from any of its six sources to be routed to and displayed.
PS2 Keyboard Interface Using Spartan-3 Starter Kit Board
 Monitor displays use liquid crystal display (LCD) or cathode ray tube (CRT) technology  Resolution is also a factor when it comes to monitors. It’s.
SERIAL BUS COMMUNICATION PROTOCOLS
Mahesh Wagh Intel Corporation Member, PCIe Protocol Workgroup.
Chapter 8 All About SCSI.
©2007 Belden All About HDMI Steve Lampen Multimedia Technology Manager Belden.
Camera Link Communication Interface for Vision Applications J. Egri 6/7/05.
Computers in Surveying SVY2301 / E4006 Automated Surveying.
HDMI (High-Definition Multimedia Interface) What is HDMI? Background Info Review Terminology Explain Operation Advantages.
RFC : To enable Auto-detect feature with EDID for HDMI. Mythri P K.
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Other Peripherals Cahpter 9. Video Overview video as a subsystem that consists of the monitor, the electronic circuits that send the monitor instructions,
Universal Asynchronous Receiver/Transmitter (UART)
SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
MIDI Musical Instrument Digital Interface. MIDI A data communications protocol that describes a means for music systems and related equipment to exchange.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
MECH1500 Chapter 3.
Ch. 6 Digital Data Communication Techniques
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Presented by HDMI, L.L.C. May, 2005 HDMI Retail Training Program Part II: Additional Information HDMI – The Standard for Connecting HDTV.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Ch. 6 Digital Data Communication Techniques. 6.1Asynchronous & Synchronous Transmission Asynchronous Transmission: transmission in which each information.
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
Chapter Nine: Data Transmission. Introduction Binary data is transmitted by either by serial or parallel methods Data transmission over long distances.
Status and Plans for Xilinx Development
MIPI Protocol Introduction
— Analog Devices Confidential Information — Applications Issues 1.
Application Case Study Christmas Lights Controller
MIPI Protocol Introduction
The 8085 Microprocessor Architecture
Voice Manipulator Department of Electrical & Computer Engineering
Chapter 11: Inter-Integrated Circuit (I2C) Interface
The 8085 Microprocessor Architecture
C_ITCO011/C_ITCO111 LECTURER: E.DONDO
ECE 3551 Microcomputer Systems 1
Internet-of-Things (IoT)
Serial Communication Interface: Using 8251
LT Product Brief 2-Port MIPI to HDMI1.4 Converter
Chapter Nine: Data Transmission
Pondicherry Engineering College
The 8085 Microprocessor Architecture
Applications Issues.
Applications Issues.
Presentation transcript:

HDMI High-Definition Multimedia Interface Mythri P K September 2010

Introduction HDMI is a compact audio/video interface for transmitting digital data.

HDMI communication channels HDMI has three physically separate communication channels, which are the DDC, TMDS, and the optional CEC –The HDMI cable and connectors carry four differential pairs that make up the TMDS data and clock channels. »Audio, video and auxiliary data is transmitted across the three TMDS data channels. »A TMDS clock, typically running at the video pixel rate, is transmitted on the TMDS clock channel

HDMI communication channels contd.. –HDMI carries a VESA DDC channel. The DDC is used for configuration and status exchange between a single transmitter and a single receiver. »The DDC is used by the transmitter to read the receiver’s Enhanced Extended Display Identification Data (E-EDID) in order to discover the receiver’s configuration and capabilities. –The optional CEC protocol provides high-level control functions between all of the various audiovisual products in a user’s environment.

HDMI connector There are 3 Types of HDMI connector, Type A, B and C. All three connectors carry all required HDMI signals, including a TMDS link. The Type B connector is slightly larger and carries a second TMDS link, which is necessary to support very high resolution displays using dual link. The Type C connector carries the same signals as the Type A but is more compact and intended for mobile applications. The HDMI connector provides a pin allowing the transmitter to supply +5.0 Volts to the cable and receiver. All HDMI transmitters shall assert the +5V Power signal whenever the transmitter is using the DDC or TMDS signals

HDMI Link The HDMI link operates in one of three modes: Video Data Period - the active pixels of an active video line are transmitted Data Island period - audio and auxiliary data are transmitted using a series of packets. –This auxiliary data includes InfoFrames and other data describing the active audio or video stream or describing the transmitter. Control period- It is used when no video, audio, or auxiliary data needs to be transmitted. It is required between any two periods that are not control periods.

Video Data on HDMI Video data can have a pixel size of 24, 30, 36 or 48 bits. Color depths greater than 24 bits are defined to be “Deep Color” modes. Video at the default 24-bit color depth is carried at a TMDS clock rate equal to the pixel clock rate. Video Pixels Video Data Coding is such that the 8 bits converted to 10 bits by HDMI transmitter. The video pixels can be encoded in either RGB, YCBCR 4:4:4 or YCBCR 4:2:2 formats. Deep Color modes are optional though if an HDMI transmitter or receiver supports any Deep Color mode*, it shall support 36-bit mode.

AVI Infoframe An InfoFrame packet carries one InfoFrame. The InfoFrame provided by HDMI is limited to 30 bytes plus a checksum byte. HDMI transmitter shall always transmit an AVI InfoFrame at least once per two video fields if the transmitter supports. The AVI InfoFrame shall be transmitted even while such a transmitter is transmitting RGB and non pixel-repeated video. For AVI infoframe format refer : Section 8.2 in HDMI 1.3 specification

EDID Extended display identification data HDMI transmitter shall read the EDID and first CEA Extension to determine the capabilities supported by the receiver. HDMI transmitter shall check the E-EDID for the presence of an HDMI Vendor Specific Data Block within the first CEA Extension to determine whether it is an HDMI/DVI device. All the receiver supports 640 * 480P video format by default. For detailed information on EDID format refer to on_data on_data

Hot-Plug detect An HDMI receiver shall assert high voltage level on its Hot Plug Detect pin when the E-EDID is available for reading. HDMI receiver shall indicate any change to the contents of the E-EDID by driving a low voltage level pulse on the Hot Plug Detect pin.

Code flow in OMAP4 hdmi_init- –It is called during bootup during the DSS probe along with other blocks like dispc, dsi, dpi etc. –This registers the HDMI driver to DSS and registers HDMI IRQ handler. hdmi_exit – –Called from omapdss_remove, it will free IRQ handler.

Call flow when echo 1 > sys/devices/platform/omapdss/display*/enabled Is called hdmi_enable_display –Does the GPIO configuration for DDC and hot-plug detect level shifter (GPIO60 and 41). –Enabled dss clk -> hdmi_enable_clocks –Reads EDID by calling hdmi_read_edid to determine the timing supported by TV. See RFC for autodetect for more information/ –Computes PLL based on the timing that is selected after reading EDID. –Configures the HDMI PLL and PHY blocks hdmi_pll_program and hdmi_phy_init –Configures the video and auxillary infoframe inforamtion based on the EDID by calling hdmi_lib_enable. –Configures the dispc(display controller) gamma table and HDMI switch.

Call flow when echo 0 > sys/devices/platform/omapdss/display*/enabled Is called hdmi_disable_display –Disabled the dss_clk requested by HDMI. Hdmi_enable_clocks(0). –Sets the power state of the HDMI PLL block to ALL_OFF HDMI_W1_SetWaitPllPwrState –Set the PHY block to off hdmi_phy_off –GPIO configurations are pulled down.

References TI OMAP4 TRM er.tsp?templateId=6123&navigationId=12667 HDMI 1.3 specification EDID information on_data (Implementing EDID that works) Connector