LaRC 158/MAPLD 2004 Robert F. Hodson, NASA LaRC Kevin Somervill, NASA LaRC Mark Jones, NASA LaRC Guy Gibson, Northrop Grumman Actel Compact PCI Signal.

Slides:

Advertisements

Similar presentations

1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.

Advertisements

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.

Analog-to-Digital Converter (ADC) And

B159- MAPLD Burke1 Operation of FPGAs at Extremely Low Temperatures Gary Burke, Scott Cozy, Veronica Lacayo, Alireza Bakhshi, Ryan Stern, Mohammad.

RTSX-S and RTSX-SU Reliability Test Vehicles Daniel K. Elftmann Director Product Engineering Richard Katz Head Grunt Office of Logic Design Igor Kleyner.

5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.

Chapter 22 All About SCSI.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.

Chapter 13: Operational Amplifiers

Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.

It’s Still an Analog World: Signal and Power Integrity

AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.

Microprocessor Block Diagram

LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.

Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.

RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1

Module 4: Metrics & Methodology Topic 2: Signal Quality

1 Version01_ Introduction to TVS Diode Arrays (SPA TM Family)  Purpose –To introduce Littelfuse’s TVS Diode Arrays (SPA TM Family) for ESD and Lightning.

The next slide shows a simplified diagram of the pulser. A capacitor is charged up to perhaps 10V. Switches T1 and T2 close. Some of the capacitor current.

Reliable HICUM implementation in Eldo Mohamed Selim Device Modeling Team Mentor Graphics HICUM Workshop, June

LaRC p174/ MAPLD 2004Jones Slide 1 Experiences in the Development of an FPGA Based Radiation Tolerant Design Mark Jones

DESIGN OF THE NEPTUNE NODE CONVERTER Vatché Vorpérian Jet Propulsion Laboratory.

RTAX-S Qualification and Reliability Data September 7-9, MAPLD International Conference Minal Sawant Ravi Pragasam Solomon Wolday Ken O’Neill.

Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.

DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK

Actel Power Supply Transient Evaluation on RTAX-S/SL and RTSX-SU Devices Solomon Wolday, Roopa Kaltippi, Antony Wilson September 2, 2009.

Electronic Devices Eighth Edition Floyd Chapter 9.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1

THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.

Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.

RSC MAPLD 2005/130Hodson Robert F. Hodson 1, Kevin Somervill 1, John Williams 2, Neil Bergman 2, Rob Jones 3 1 NASA LaRC, 2 University of Queensland, 3.

Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.

Statistical Analysis of PEM Life Test Data Implications for PEM Usage in High Reliability Long Duration Space Missions Extracting More Information Electrical.

HB LED Pulser Boards By Michael Miller The University of Iowa.

06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.

1/8/ L16 Timing & Concurrency III Copyright Joanne DeGroat, ECE, OSU1 Timing & Concurrency III Delay Model foundations for simulation and.

126 / MAPLD2004Lake1 Life Test Effects on the Aeroflex ViaLink™ FPGA Ronald Lake Aeroflex Colorado Springs.

12004 MAPLD/1002Katz Propagation Delay Stability in Logic Devices Richard B. Katz NASA Office of Logic Design 2004 MAPLD International Conference September.

Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

Digital Logic Design Lecture # 15 University of Tehran.

LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.

Team 2 Electricivic Ben Dannan Mark Snyder Matt Klutzke Mike Mitchell 1.

Actel A54SX-A and RTSX-SU Reliability Testing Update Antony Wilson, Minal Sawant, and Dan Elftmann.

Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs

Evaluation of OPA569 Bridge-Tied-Load Errol Leon and Thomas Kuehl Precision Linear Analog Applications January 26,

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.

Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.

1 MAPLD2005/1004 sakaide Evaluation of Actel FPGA Products by JAXA Yasuo SAKAIDE 1, Norio NEMOTO 2 Kimiharu Kariu 1, Masahiko Midorikawa 1, Yoshiya Iide.

Evaluation of OPA569 Bridge-Tied-Load Errol Leon and Thomas Kuehl Precision Linear Analog Applications February 3,

Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs

Edinei Santin CERN, April 27th 2017

For further information

CS 286 Computer Organization and Architecture

SIDDAGANGA INSTITUTE OF TECHNOLOGY

Digital Computer Electronics TTL

IBIS Case Studies: Comparison of Simulations

New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps

Life Test Effects on the Aeroflex ViaLink™ FPGA

Mark Bristow CENBD 452 Fall 2002

Operation and Control of 42 GHz Gyrotron system in ECRH

IBIS 6.2 Editorial Resolutions

Presentation transcript:

LaRC 158/MAPLD 2004 Robert F. Hodson, NASA LaRC Kevin Somervill, NASA LaRC Mark Jones, NASA LaRC Guy Gibson, Northrop Grumman Actel Compact PCI Signal Integrity for RTSXS & SXA devices

LaRC 158/MAPLD 2004Hodson - 2 Initial simulations These initial simulation performed by Northrop Grumman raised questions and concerns that prompted this study.

LaRC 158/MAPLD 2004Hodson - 3 Actel Datasheet info (continued)

LaRC 158/MAPLD 2004Hodson - 4 Datasheet info (continued) What about 3.3V operation?

LaRC 158/MAPLD 2004Hodson - 5 Datasheet info (continued)

LaRC 158/MAPLD 2004Hodson - 6 Datasheet info (continued)

LaRC 158/MAPLD 2004Hodson - 7 PCI Specifications PCI and Compact PCI designed for commercial systems Puts the onus on manufacturers to tolerate a broad range of operating conditions The following should be use to evaluate long term device reliability Appears to contradict the maximum ratings of Actel’s devices

LaRC 158/MAPLD 2004Hodson - 8 cPCI Driver Simulations The following slides show HyperLynx simulations performed at NASA LaRC to simulate an Actel device (in slot 3) driving another Actel device (in slot 7). 3.3V PCI I/O is used 20 degrees C The simulation is done for both the RTSXS devices and SXA commercial devices Simulations with Spartan and Vertex II IBIS models are also shown for comparison.

LaRC 158/MAPLD 2004Hodson - 9 HyperLynx Schematic

LaRC 158/MAPLD 2004Hodson - 10 RTSXS Model – slot 3 driving slot 7 Note: datasheet maximums exceeded

LaRC 158/MAPLD 2004Hodson - 11 Non-monotonic signal in transition region

LaRC 158/MAPLD 2004Hodson - 12 Sxacom Model – slot 3 driving slot 7 Note: datasheet maximums exceeded

LaRC 158/MAPLD 2004Hodson - 13 Spartan model – slot 3 driving slot 7 Note: similar undershoot, cleaner signal.

LaRC 158/MAPLD 2004Hodson - 14 Vertex II – slot 3 driving slot 7

LaRC 158/MAPLD 2004Hodson - 15 Lab Test Setup Actel source board (Actel 3.3V PCI I/O) in slot 3 –A54SX32A device with Actel PCI core Actel destination board (Actel 3.3V PCI I/O) in slot 7 –A54SX32A device with Actel PCI core Commercial PCI bus Commercial processor board in slot 1 33 MHz operation

LaRC 158/MAPLD 2004Hodson - 16 Data line showing under/overshhoot

LaRC 158/MAPLD 2004Hodson - 17 Non-Monotonic signal at receiver

LaRC 158/MAPLD 2004Hodson - 18 Actel Responses 8/18/04 Actel has performed experiments on the PCI clamp diodes of the RTSXS device. –In the 3.3V PCI configuration, the Power Clamp diode effectively clamps any incoming voltage (up to 7.1V) to about 4.6V. This is within Actel’s maximum rating (5.75V). –The Ground Clamp diode clamps any incoming undershoot (up to -3.5V) to –1.2V. This clamped voltage is outside the maximum rating specified by Actel (-0.5V) PCI Reliability (260+ hour stress test) –Actel is performing a reliability experiment on the RTSXS IO buffer in the PCI configuration to test the effect of input voltage excursions outside the normal operating rage. In this experiment the RTSXS device with the IO buffers configured as 3.3V PCI inputs are stressed continuously to a switching signal that conforms to PCI requirements (VIH=7.1V and VIL=- 3.5V with a pulse width of 11ns each). Preliminary pre and post stress measurements were taken for Leakage and VIH/VIL. The maximum IIL/IIH delta was of the order of a few nanoamps and maximum VIH/VIL delta of about 50mV. Based on the reliability results so far, we don’t believe there is any issue with input voltages switching beyond the rails, as long as it is within PCI specifications. Upon completion of the reliability testing the datasheet will be updated. –The experiment was done on a MEC device. The same experiment is being repeated on a UMC device (RTSX-SU).

LaRC 158/MAPLD 2004Hodson - 19 Summary There appear to be inconsistencies between the Actel data sheets and the PCI specification Overshoot and undershoot in the simulations and the lab appear to exceed maximum rating for Actel 3.3V PCI I/O Non-monotonic behavior observed in simulations and the lab. Did not affect operation in this single test case, effect on other vendor devices unknown. Initial Actel over/undershoot testing has not uncovered reliability issues with PCI Actel plans to continue testing and update data sheets