FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Slides:

Advertisements

Similar presentations

ECE 506 Reconfigurable Computing ece. arizona

Advertisements

Programmable Logic Devices

1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

FPGA-Based System Design: Chapter 7 Copyright  2004 Prentice Hall PTR Topics n Bus interfaces. n Platform FPGAs.

Survey of Reconfigurable Logic Technologies

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

Evolution of implementation technologies

Programmable logic and FPGA

Multiplexers, Decoders, and Programmable Logic Devices

Lecture 3 1 ECE 412: Microcomputer Laboratory Lecture 3: Introduction to FPGAs.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

CSET 4650 Field Programmable Logic Devices

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.

EE4OI4 Engineering Design Programmable Logic Technology.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

PROGRAMMABLE LOGIC DEVICES (PLD)

Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.

J. Christiansen, CERN - EP/MIC

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

Programmable Logic Devices

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Basic Sequential Components CT101 – Computing Systems Organization.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

EE3A1 Computer Hardware and Digital Design

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

Topics Architecture of FPGA: Logic elements. Interconnect. Pins.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

CPLD Vs. FPGA Positioning Presentation

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

집적회로설계 1 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.

Issues in FPGA Technologies

ETE Digital Electronics

Sequential Programmable Devices

Sequential Logic Design

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985

We will be studying the architecture of XC3000.

The Xilinx Virtex Series FPGA

XC4000E Series Xilinx XC4000 Series Architecture 8/98

Topics Antifuse-based FPGA fabrics: Flash-based FPGAs Actel.

Topics Circuit design for FPGAs: Logic elements. Interconnect.

The Xilinx Virtex Series FPGA

Programmable logic and FPGA

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Elements of an FPGA fabric n Logic. n Interconnect. n I/O pins. … LE interconnect IOB …

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Terminology n Configuration: bits that determine logic function + interconnect. n CLB: combinational logic block = logic element (LE). n LUT: Lookup table = SRAM used for truth table. n I/O block (IOB): I/O pin + associated logic and electronics.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Logic element n Programmable: –Input connections. –Internal function. n Coarser-grained than logic gates. –Typically 4 inputs. n Generally includes register. n May provide specialized logic. –Adder carry chain.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Example logic element n Lookup table: about memory a b out

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Logic synthesis n How do we break the function into logic elements? n How do we implement an operation within a logic element?

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Placement n Where do we put each piece of logic in the array of logic elements? … LE

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Programmable wiring n Organized into channels. –Many wires per channel. n Connections between wires made at programmable interconnection points. n Must choose: –Channels from source to destination. –Wires within the channels.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Programmable interconnection point DQ

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Programmable wiring paths

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Choosing a path LE

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Routing problems n Global routing: –Which combination of channels? n Local routing: –Which wire in each channel? n Routing metrics: –Net length. –Delay.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Segmented wiring Length 1 Length 2

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Offset segments

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR I/O n Fundamental selection: input, output, three- state? n Additional features: –Register. –Voltage levels. –Slew rate.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Programming technologies n SRAM. –Can be programmed many times. –Must be programmed at power-up. n Antifuse. –Programmed once. n Flash. –Similar to SRAM but using flash memory.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Configuration n Must set control bits for: –LE. –Interconnect. –I/O blocks. n Usually configured off-line. –Separate burn-in step (antifuse). –At power-up (SRAM).

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Configuration vs. programming n FPGA configuration: –Bits stay at the device they program. –A configuration bit controls a switch or a logic bit. n CPU programming: –Instructions are fetched from a memory. –Instructions select complex operations. CPUmemory add r1, r2IRadd r1, r2

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Reconfiguration n Some FPGAs are designed for fast configuration. –A few clock cycles, not thousands of clock cycles. n Allows hardware to be changed on-the-fly.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA fabric architecture questions n Given limited area budget: –How many logic elements? –How much interconnect? –How many I/O blocks?

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Logic element questions n How many inputs? n How many functions? –All functions of n inputs or eliminate some combinations? –What inputs go to what pieces of the function? n Any specialized logic? –Adder, etc. n What register features?

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Interconnect questions n How many wires in each channel? n Uniform distribution of wiring? n How should wires be segmented? n How rich is interconnect between channels? n How long is the average wire? n How much buffering do we add to wires?

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR I/O block questions n How many pins? –Maximum number of pins determined by package type. n Are pins programmed individually or in groups? n Can all pins perform all functions? n How many logic families do we support?