Cyrille Guérin (IPNL/IN2P3/CNRS) Christophe Flouzat (CEA/IRFU)

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

Supported by GSI, BMBF (06FY9099I), EU (FP7-WP26) A Prototype Readout System for the MVD of the CBM Experiment Christoph Schrader for the CBM-MVD Collaboration.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
MFT Progress Report Ginés Martínez García for the MFT project ALICE mini-week, Sep 1 st -5 th 2014.
15. CBM Collaboration Meeting, GSI, Darmstadt, April 12–16, 2010 Status of Front End Electronics N-XYTER PCBs & Power Supply Volker Kleipa, GSI Darmstadt.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
CaRIBOu Hardware Design and Status
Summary: Mechanics - Overview of the MFT in ALICE. - Description of the MFT. - Description of a MFT detection plane. - Environment of the MFT. - Procedure.
Design & test of SciFi FEB
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
3 rd Work Meeting of CBS-MPD STS, Karelia, 2009 Towards CBM STS Volker Kleipa, GSI Darmstadt.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Calorimeter upgrade meeting - Thursday, 3 April CU (Calorimeter Crate Controller for the Upgrade) Board architecture overview Introduction  Short.
TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
FEE Electronics progress PCB layout 18th March 2009.
EOS and type I Prototype Service Modules Mike Dawson (Oxford), Rob Gabrielczyk (RAL), John Noviss (RAL) 19 th January 2015 ATLAS Upgrade Activities, Oxford.
FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.
Standard electronics for CLIC module. Sébastien Vilalte CTC
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
Current STS Readout Concept 1 FEB 8 STS-XYTER Electrical Interface SLVS/LVDS pairs/FEB ROB GBTx / VL Optical Interface 4 MM fibers /ROB DPB.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
Test Boards Design for LTDB
ETD PID meeting We had many presentations dedicated to the PM test .
PID meeting SNATS to SCATS New front end design
Calorimeter Mu2e Development electronics Front-end Review
Update of MVD services and requests
Beam
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
ALICE Trigger Upgrade CTP and LTU PRR
Fiber Installation for RUN 3&4
NA61 - Single Computer DAQ !
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Cyrille Guérin (IPNL/IN2P3/CNRS) Christophe Flouzat (CEA/IRFU)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Outline I.Reminder on the MFT II.On-detector studies (Front-end Boards and integration) 1.Ladders (FlexPrintedCircuit) 2.Disks 3.Power supply unit 4.Motherboards 5.Barrel patch panel III.Off-detector studies (Readout Unit) 1.Synoptic and numbers 2.Readout Unit boards IV.WG6 readout tasks V.Human ressources and needs VI.Discussions

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april General layout of the MFT half-barrel and its environment I.Reminder on the MFT

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april View of the MFT Half-Cone (bottom) front view of the half disc3 (ladders + PCB) -5 disks in the MFT cone -Disks composed by a front and back detection system -Sensor for detection is ALPIDE -Total of 912 ALPIDE sensors for MFT Half-disk 0 Half-disk1 Half-disk2 Half-disk3Half-disk4 Half disk PCBs, motherboards Readout Twinax cables ladders PCB DC/DC converters Connectors to motherboard Power supply unit I.Reminder on the MFT

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april I.Reminder on the MFT General readout diagram of the MFT Common ITS/MFT readout architecture (Inner Barrel + Twinax) CTP Radiation zone 728 diff pairs Power Supply Barrel Patch Panel 4 m Twinax cables Optical fibers 10krad – 50krad<1krad50krad-350krad Radiation-free zone

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april sizes of ladders 2 sensors3 sensors 4 sensors5 sensors MFT ladders dimensions connector 16,8 mm 200 mm for 5 sensors 169,9 mm for 4 sensors 139,8 mm for 3 sensors 109,7 mm for 2 sensors FPC connector (70 contacts) HIROSE DF40C-70DP-0.4V(51) 0,4mm pitch PCB connector (70 contacts) HIROSE DF40C-70DS-0.4V(51) 3.38mm 16.6mm 15.52mm 2.97mm - Sensors on ladders : ALPIDE II.On-detector studies 1.Ladders (FlexPrintedCircuit) WG5 : Ladders assembly (Subatech Nantes)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april sensors Data links 1,28Gb/s Clock link 40Mhz Control link 40Mb/s Sensor 5Sensor 4Sensor 3Sensor 2Sensor 1 Data/Control connections on ladder ladder II.On-detector studies 1.Ladders (FlexPrintedCircuit)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Signal namesNumbersfeatures HSDATA As many as sensors Up to 5 Point to point link High speed differential link (LVDS) 1.28Gb/s DCLK1 per ladder Multi-drop link 40Mhz differential link (MLVDS) DCTRL1 per ladder Multi-drop link 40Mb/s differential link (LVDS) 1.8V analog power1 plan / ladder20mA / sensor => up to 100mA / ladder 1.8V digital power1 plan / ladder105mA / sensor => up to 525mA /ladder GND analog1 plan / ladderConnected with GND digital on the half disc ? GND digital1 plan / ladderConnected with GND analog on the half disc ? Back-bias (SUB)1 plan / ladder0V to -10V Must be confirmed Back-bias (PWELL)1 plan / ladder0V to -10V Must be confirmed II.On-detector studies 1.Ladders (FlexPrintedCircuit)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 2.Disks Half-disk 0 Half-disk1 Half-disk2 Half-disk3 Half-disk4 WG5 : Disks assembly (Subatech Nantes) Half disk PCB for ladders

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 2.Disks -Disk 1 same as Disk 0 without DC/DC converters -Disk 2 bigger than Disk 1 but without DC/DC converters  Need Power from a Power supply Unit Connectors for Power supply (from Power supply unit) View of front side Disk 0 (or Disk 1) Connector for Power +1,8V Disk Power supply -Disk 3 bigger than Disk 2 with DC/DC converters -Disk 4 bigger than Disk 3 with DC/DC converters  Power supply directly from +12V View of front side Disk 3 (same principle for Disk 4) Connector for Power +12V

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 2.Disks -Two DC/DC converters (analog and digital) needed for supply a quarter of a disk side  8 DC/DC converters for one side of a disk Connectors for Power supply (from Power supply unit) View of front side Disk 0 (or Disk 1) Connector for Power +1,8V Disk Power supply View of front side Disk 3 (same principle for Disk 4) Connector for Power +12V

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 2.Disks Connectors for differential pairs QTH-EM-090 (SAMTEC)  DATA, Clock, Control links from/to sensors  Temperature measurement links (CTN)  ON/OFF signals for DC/DC converters (only for disk3 and 4)  Latchup measurement (on DC/DC converters for disk3 and 4) Mate with QSH-090 (SAMTEC) On motherboard View of Half-disc PCB Disk Signals connection

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 3.Power supply unit  Provides +1,8V (analog and digital) for disk 0, 1 and 2  On board latchup measurement  Connection for +12V input and +1,8V outputs (analog and digital) View of the first proposal power supply unit (only for disk 0 and 1) Connection for input/output voltage 8 DC/DC converters for one side of a disk Connector for DC/DC converters slow control signals (ON/OFF, temperature and latchup measurement)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 3.Power supply unit Space for water cooling system between rows of DC/DC converter

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april II.On-detector studies 3.Power supply unit  New solution under study for power supply unit  Like disk assembly (Mechanical spacer between 2 PCBs)  Better rigidity  Water cooling system could be integrated in the mechanical part

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Motherboards to interface disks to Twinax cables Disk3Power supply unit + Disk2Disk 0 and Disk 1 II.On-detector studies 4.Motherboards Studies of the mechanical structure are made by WG7 (Subatech Nantes)

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Twinax cables with FireFly connection (SAMTEC) Custom prototype by SAMTEC for ITS FireFly connector Ribbon of 12 twinax cables Exemple of a motherboard II.On-detector studies 4.Motherboards

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Half MFT view in the barrel Patch panel boards fixed on the barrel Services repartition area Twinax cables are connected to the barrel Patch panel Barrel Patch panel used to interconnect twinax cables from the motherboard (inside cone) to the 4m twinax cables from the readout unit II.On-detector studies 5.Barrel Patch Panel

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april General readout diagram of the MFT Common ITS/MFT readout architecture (Inner Barrel + Twinax) CTP Radiation zoneRadiation-free zone Barrel Patch Panel 4 m Twinax cables Optical fibers III.Off-detector studies (Readout Unit) 1.Synoptic and numbers 728 diff pairs Power Supply

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april General readout diagram of the MFT Common ITS/MFT readout architecture (Inner Barrel + Twinax) CTP Radiation zoneRadiation-free zone Barrel Patch Panel 4 m Twinax cables Optical fibers III.Off-detector studies (Readout Unit) 1.Synoptic and numbers 728 diff pairs Power Supply

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Half-disc 0 one side Half-disc 1 one side Half-disc 2 one side Half-disc 3 one side Half-disc 4 one side Plane 0Plane 1Plane 2Plane 3Plane 4All MFT sensors Nbr ALPIDE Power consumption 1.8V analog 20mA/sensor 660mA 780mA1,14A1,32A2,64A 3,12A4,56A5,28A18,24A 1.8V digital 105mA/sensor 3,47A 4,1A5,99A6,93A13,88A 16,4A23,96A27,72A95,84A Differential links links HSDATA + DCLK links + DCTRL links One side of Half disc One plane Numbers of sensors (with power consumption) and numbers of differential links at different level in the MFT III.Off-detector studies (Readout Unit) 1.Synoptic and numbers

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Throughput (Mb/sec) Front and back side Disk ,8 Disk Disk ,2 Disk ,6 Disk Total MFT56934,6 Mb/s Total throughput for each disk and for whole MFT (without safty factor) Discs (one side) estimated throughput/sensor III.Off-detector studies (Readout Unit) 1.Synoptic and numbers

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april PCB disk 0 PCB disk 1 PCB disk 2 PCB disk 3 PCB disk 4 Total MFT Nbr Data links (1,2Gb/s) Max data rate possible (Gb/s) 39,6 46,868,479,21094,4 Gb/s Estimated Data throuput with safty factor of 2 (Gb/s) 5,2 5,866,6115,2 Gb/s Number of GBT needed (4,8Gb/s) Estimated Data throuput For a quarter of Disk (One PCB) Readout Unit Nbr of data links Twinax cables Nbr of GBT links Optical links III.Off-detector studies (Readout Unit) 1.Synoptic and numbers PCB disk

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april ITS Inner Barrel Solution RU for 1 stave (9 sensors) with 3 GBT links the capacity of the output data flow is oversized for MFT readout 9 links to receive one ITS stave vs MFT has not got fixed number of data links per ladder Only one Clock & Ctrl link 2345 Upstream 14,4 Gbps Downstream 4,8 Gbps III.Off-detector studies (Readout Unit) 2.Readout Unit boards

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april FireFly connection 11 or 12 twinax cables GBTx VTTx VTRx 9 data links Clock Ctrl GBTx VTTx VTRx 9 data links Clock Ctrl 6 Clocks 6 Ctrl 11 or 12 twinax cables ITS connection -9 ALPIDEs data links -1 clock & 1 Ctrl for one stave MFT connection -Gathering of 9 sensors -Several clocks & Ctrl links Only one GBTx + VTRx is needed Mezzanine board (FMC connecting but not compliant with standard) III.Off-detector studies (Readout Unit) 2.Readout Unit boards

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Alpides 8 data Links 3 clk & 3Ctrl 9 Alpides 9 data Links 3 clk & 3Ctrl 9 Alpides 9 data Links 3 clk & 3Ctrl 8 Alpides 9 data Links 3 clk & 3Ctrl - 8 RU boards per side of disk 0 => 16 RU boards for Disk 0 Exemple of gathering for ladders of one side of Disk 0 8 Alpides 8 data Links 3 clk & 3Ctrl 9 Alpides 9 data Links 3 clk & 3Ctrl 9 Alpides 9 data Links 3 clk & 3Ctrl 8 Alpides 9 data Links 3 clk & 3Ctrl III.Off-detector studies (Readout Unit) 2.Readout Unit boards

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Twinax cables (copper link) 1,2 Gb/s 5-6 m Readout Unit (Common readout design with ITS) CRU & CTP (Common for ALICE) -RU Architecture and design (hardware, FPGA, GBT, crate, …) -Follow ITS readout development -Interact with DCS team -Signal integrity test Power -Radiation test -Links conections & integration inside MFT cone (Control, data, clock) -Power distribution (FEAST DC/DC) -Back bias regulation -PCBs design & manufacturing -Monitoring (power, temperature, …) -Latchup detection -Patch panel design -… -Add a custom functions in CRU firmware? -Follow CRU development IV.WG6 readout tasks DCS  Receive Data from sensor  Control to/from sensor  Power control  Busy managment  …  Trigger managment  Data building (concentrator?) & transmission through GBT link  Remote firmware deployment  … FPGA features

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Twinax cables (copper link) 1,2 Gb/s 5-6 m Readout Unit (Common readout design with ITS) CRU & CTP (Common for ALICE) -RU Architecture and design (hardware, FPGA, GBT, crate, …) -Follow ITS readout development -Interact with DCS team -Signal integrity test Power -Radiation test -Links conections & integration inside MFT cone (Control, data, clock) -Power distribution (FEAST DC/DC) -Back bias regulation -PCBs design & manufacturing -Monitoring (power, temperature, …) -Latchup detection -Patch panel design -… -Add a custom functions in CRU firmware? -Follow CRU development IV.WG6 readout tasks DCS  Receive Data from sensor  Control to/from sensor  Power control  Busy managment  …  Trigger managment  Data building (concentrator?) & transmission through GBT link  Remote firmware deployment  … Christophe Flouzat (CEA/IRFU) Cyrille Guérin (IPNL) FPGA features

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Twinax cables (copper link) 1,2 Gb/s 5-6 m Readout Unit (Common readout design with ITS) CRU & CTP (Common for ALICE) -RU Architecture and design (hardware, FPGA, GBT, crate, …) -Follow ITS readout development -Interact with DCS team -Signal integrity test Power -Radiation test -Links conections & integration inside MFT cone (Control, data, clock) -Power distribution (FEAST DC/DC) -Back bias regulation -PCBs design & manufacturing -Monitoring (power, temperature, …) -Latchup detection -Patch panel design -… -Add a custom functions in CRU firmware? -Follow CRU development IV.WG6 readout tasks DCS FPGA features  Receive Data from sensor  Control to/from sensor  Power control  Busy managment  …  Trigger managment  Data building (concentrator?) & transmission through GBT link  Remote firmware deployment  … CCNU Team ?

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Currently: Christophe Flouzat (CEA-Saclay – 0,2 FTE2015 – 0,3FTE2016) Signal integrity tests on twinax link Cyrille Guérin (IPNLyon - 0,8 FTE) convener of WG6, works on - connection studies (inside cone & patchpanel) - follow ITS readout meetings and just start study of MFT RU architecture to compare with ITS’s one Under discussions for designing ON-detector boards : -Dr DAICUI Zhou, WANG Dong and their team (CCNU, Wuhan) Discussions engaged with Indians for 0,6FTE -Difficulties to identify the task on which they would like to participate Needs reinforcement on the Readout Unit design (Off-detector): -1,5 FTE2015 and 0,75 FTE2016 in case of Indiens participation -Otherwise 2,1 FTE2015 and 1,35 FTE2016 V.Human resources and needs

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april In both cases => strong interaction with ITS WP10 team V.Human resources and needs Reinforcement for Two parts on the Readout Unit design Hardware (RU board design)Firmware (FPGA architecture and configuration) -Continue to follow ITS design of the RU board  Interfaces (CRU, CTP, PowerUnit …)  Hardware (FPGA, GBTX, VTx) -Propose a dedicated architecture for MFT and discuss with ITS WP10 tem to design this common RU -Interact with the group which design the firmware -Interact with DCS team -Provide a prototype of a RU board -Follow firmware design of ITS -Identify blocks in FPGA which require modification for MFT -Involvement in the firmware design of the ALICE CRU -Provide the firmware of the RU board

MFT : WG6 activities - LPC Clermont-Ferrand – 1 st april Thank you VI.Discussions