Design of Low Power Instrumentation Amplifier. Instrumentation Amplifier.

Slides:



Advertisements
Similar presentations
Common-Gate (Base) Amplifier and Cascode Circuits
Advertisements

Analog Quick Notes Ravi Dixit
The uA741 Operational Amplifier
Noise.
Bias Voltage Generation. Use Cascode to Increase output Resistance Rout is approximately g m3 r o3 r o2 L1=L2, but L3 need not equal to L2. Design Criteria:
Differential Amplifiers
MOS Current Mirror Section 9.2 J. Ou. A Simple Current Mirror.
DIFFERENTIAL AMPLIFIERS. DIFFERENTIAL AMPLIFIER 1.VERY HIGH INPUT IMPEDENCE 2.VERY HIGH BANDWIDTH 3.DIFFERENTIAL INPUT 4.DC DIFFERENTIAL INPUT ACCEPTED.
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Design of an Instrumentation Amplifier. Instrumentation Amplifier Differential Pair with Active Load Bias Voltage Generation.
Op-Amps (2). Non-Inverting Amplifier Design Problem Design a non-inverting op-amp with a gain of 6. What is the approximate power supply if Vin must.
7.2 The Basic Gain Cell 7.3 The Cascode Amplifier
Common-Base vs. Common-Emitter
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 21 Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad.
EE314 Intel Pentium 4 Field Effect Transistors Equivalent Circuits.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.
EE3B1 – Analogue Electronics Dr. T. Collins
Fig. 6.2 Different modes of operation of the differential pair: (a) The differential pair with a common-mode input signal vCM. (b) The differential.
1 Lab #7 – Thevenin/Norton Activity #1 – finding the Thevenin/Norton Equivalent for the function generator –The function generator is a voltage source.
Example Problem You are measuring the EEG of a patient and accidently choose two different types of electrodes for EEG lead. One of them has a source impedance.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 24 Lecture 24: Examples of Multistage Amps Prof. Niknejad.
741 Op-Amp Circuit Section 8.1 (Razavi).
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
Operational Amplifier (2)
DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.
Differential Amplifiers: Second Stage Dr. Paul Hasler.
Current Mirror.
IDEAL OPERATIONAL AMPLIFIER AND OP-AMP CIRCUITS
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
1 Lecture 13 High-Gain Differential Amplifier Design Woodward Yang School of Engineering and Applied Sciences Harvard University
Common-Base Amplifier. Response of CB Stage to small Input Change.
A. L. Wicks Dept. of Mechanical Engineering Virginia Tech 1 Advanced Instrumentation By A.L. Wicks Department of Mechanical Engineering Virginia Tech A.
11-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Eleven Differential and Multistage Amplifiers.
CHAPTER 5 Transistor Circuits.
HW due Friday (10/18) 6.39,6.61,6.71,6.80 October 15, 2002.
ECE4430 Project Presentation
Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices.
13-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Thirteen Operational Amplifier Circuits.
An understanding of the complex circuitry within the op amp is not necessary to use this amplifying circuit in the construction of an amplifier.
Trey Morris Dwalyn Morgan. Requirements 3 stage design gain load impedance input impedance max peak input voltage Maintain harmonic distortions below.
Op Amp Nonidealities (1) Section 8.4. Topics DC Offset Input Bias Current Speed Limitations Slew Rate Finite Input and Output Impedance.
Other Transistor Circuits
11. 9/14 Music for your ears 9/14 Musique 101 9/14 Audio Spectrum 4.
Particle motion in the inversion layer NMOS -- p type semiconductor – V GS > V T & saturating V DS.
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Oxford University Publishing Microelectronic Circuits by Adel S. Sedra and Kenneth C. Smith ( ) 8.2. Small-Signal Operation of the MOS Differential.
The uA741 Operational Amplifier
Field Effect Transistors (2)
Advanced opamps and current mirrors
Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.
4. Design of Multistage Amplifiers
University of Toronto ECE530 Analog Electronics MOS Single Stage Amplifiers # 1 MOS Single-Stage Amplifiers.
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
Function Generators. FUNCTION GENERATORS Function generators, which are very important and versatile instruments. provide a variety of output waveforms.
ET5 June 2007 model answers. A.B A + C S 6 ( 1 0 0) and S 7 ( 1 0 1)
UOP ECT 246 Week 2 iLab Transistor Circuits Check this A+ tutorial guideline at
The Ideal Op-amp (Operational amplifier) v+ VOUT v– +15V VIN VOUT –15V
Lets Design an LNA! Anurag Nigam.
HW#10 will be posted tonight
COMMON-GATE AMPLIFIER
Islamic University of Gaza
Operational Amplifiers
CASCODE AMPLIFIER.
Operational Amplifiers
ENEE 303 5th Discussion.
HW#10 will be posted tonight
A MOSFET Opamp with an N-MOS Dfferential Pair
Electronic PRINCIPLES
Lecture 24 ANNOUNCEMENTS OUTLINE
Presentation transcript:

Design of Low Power Instrumentation Amplifier

Instrumentation Amplifier

Design Goal I want to design an amplifier with more than 40 dB in Gain Less than 10 uA of current

Top Level Schematic 1 st stage amplifier 2 nd stage Bias circuit

Design Strategy Get a voltage gain of 10 from the first stage (By choosing R1 and RG carefully) Get the rest of the gain from the second stage Reuse amplifier cell

Active Loaded Differential Amplifier 2 uA of current Voltage gain of 24.56

Biasing of M3 2 uA of current

Testing of the ECG Circuit (Biasing Circuit)

Low Voltage Cascode Bias Cicuit To keep M2 in saturation: V x >V b -V th →V x +V th2 >V b To keep M1 in saturation: V A >V x -V th1 Since V A =V b -V GS2, V b >V x -V th1 +V GS2 Design criteria for M2

Vb Requirement Vb=VOD3+VGS4 to produce a minimum output Voltage of VOD3 and VOD4. By design, VGS4=VGS2, VA=VB Vb=V OD2 +V TH2 +V OD1.

Vb Generation Requirement: Vb=V OD2 +V TH2 +V OD1 V GS5 =V GS2 V OD1 =V GS6 -V TH7 Problem: M5 suffers from no body effect M2 suffers from body effect Design M7 (Large W 7 /L 7 ) so that VGS7 is approx. VTH7 Need to have sufficiently large VGS6, otherwise M6=triode since M7=Sat.

Testing of the ECG Circuit (Biasing Circuit)

Biasing Circuitry

Top Level Schematic 1 st stage amplifier 2 nd stage Bias circuit 2 uA

Gain of the Amplifier

Trasient Simulation Vin,diff=2 mV Vout,single=336 mV Vout,single/Vin,diff=168