Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida,

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

Algorithm for Fast Statistical Timing Analysis Jakob Salzmann, Frank Sill, Dirk Timmermann SOC 2007, Nov ‘07, Tampere, Finland Institute of Applied Microelectronics.
Variational Methods for Graphical Models Micheal I. Jordan Zoubin Ghahramani Tommi S. Jaakkola Lawrence K. Saul Presented by: Afsaneh Shirazi.
Kameshwar K. Yadavalli, Alexei O. Orlov, Ravi K. Kummamuru, John Timler, Craig Lent, Gary Bernstein, and Gregory Snider Department of Electrical Engineering.
1 EE24C Digital Electronics Project Theory: Sequential Logic (part 2)
Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.
Junction Trees And Belief Propagation. Junction Trees: Motivation What if we want to compute all marginals, not just one? Doing variable elimination for.
Introduction of Probabilistic Reasoning and Bayesian Networks
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
GS 540 week 6. HMM basics Given a sequence, and state parameters: – Each possible path through the states has a certain probability of emitting the sequence.
Montek Singh COMP Oct 11,  Today’s topics: ◦ more on error metrics ◦ more applications ◦ architectures and design tools ◦ challenges and.
A Probabilistic Approach to Nano- computing J. Chen, J. Mundy, Y. Bai, S.-M. C. Chan, P. Petrica and R. I. Bahar Division of Engineering Brown University.
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
EECS 40 Spring 2003 Lecture 12S. Ross and W. G. OldhamCopyright Regents of the University of California More Digital Logic Gate delay and signal propagation.
An Extra-Regular, Compact, Low-Power Multiplier Design Using Triple-Expansion Schemes and Borrow Parallel Counter Circuits Rong Lin Ronald B. Alonzo SUNY.
A Fault-tolerant Architecture for Quantum Hamiltonian Simulation Guoming Wang Oleg Khainovski.
Emerging Logic Devices
ME 270 Final Project Presentation Operational Amplifiers.
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
ELECTRICITY & MAGNETISM BY: Arana Rampersad Form: 5D Physics.
Chapter 6-2 Multiplier Multiplier Next Lecture Divider
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
Test #1 rescheduled to next Tuesday, 09/20/05 The contents will cover chapter 1, 2, and part of Chapter 4. The contents will cover chapter 1, 2, and part.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
A comparison between different logic synthesis techniques from the digital switching noise viewpoint G. Boselli, V. Ciriani, V. Liberali G. Trucco Dept.
Gerousis Toward Nano-Networks and Architectures C. Gerousis and D. Ball Department of Physics, Computer Science and Engineering Christopher Newport University.
Power Dissipation Bounds and Models for Quantum-dot Cellular Automata Circuits Saket Srivastava*, Sudeep Sarkar # and Sanjukta Bhanja* * Electrical Engineering,
3 rd Nov CSV881: Low Power Design1 Power Estimation and Modeling M. Balakrishnan.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
Important Components, Blocks and Methodologies. To remember 1.EXORS 2.Counters and Generalized Counters 3.State Machines (Moore, Mealy, Rabin-Scott) 4.Controllers.
1/14 Synthesis and Design of Parameter Extractors for Low-Power Pre-computation-Based Content-addressable Memory Using Gate- Block Selection Algorithm.
A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo
Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
QCAdesigner – CUDA HPPS project
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 8 Arithmetic.
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
An Introduction to Variational Methods for Graphical Models
Northeastern U N I V E R S I T Y 1 Design and Test of Fault Tolerant Quantum Dot Cellular Automata Electrical and Computer Department.
- 1 - Overall procedure of validation Calibration Validation Figure 12.4 Validation, calibration, and prediction (Oberkampf and Barone, 2004 ). Model accuracy.
Molecular Scale Architectures Quantum Cellular Automata and Molecular Combinatorial Logic By Jeff Kramer.
Priority encoder. Overview Priority encoder- theoretic view Other implementations The chosen implementation- simulations Calculations and comparisons.
Bayesian networks and their application in circuit reliability estimation Erin Taylor.
S. E. Thompson EEL Quantum cellular Automata Quantum Cellular Automata (QCA) refers to any one of several models of quantum computation, which have.
Clocked Molecular Quantum-dot Cellular Automata
Functional Modeling.
Today Graphical Models Representing conditional dependence graphically
Physical Fluctuomatics (Tohoku University) 1 Physical Fluctuomatics 13th Quantum-mechanical extensions of probabilistic information processing Kazuyuki.
Bayesian Modeling of Quantum-Dot-Cellular-Automata Circuits Sanjukta Bhanja and Saket Srivastava Electrical Engineering, University of South Florida, Tampa,
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.
A fault tree – Based Bayesian network construction for the failure rate assessment of a complex system 46th ESReDA Seminar May 29-30, 2014, Politecnico.
1 Computer Organization Wireless & Mobile Networks Lab Li-hua Dong
Adding Dynamic Nodes to Reliability Graph with General Gates using Discrete-Time Method Lab Seminar Mar. 12th, 2007 Seung Ki, Shin.
Physical Fluctuomatics 13th Quantum-mechanical extensions of probabilistic information processing Kazuyuki Tanaka Graduate School of Information Sciences,
Prof. Sin-Min Lee Department of Computer Science
MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.
EKT 221 : Digital 2 Serial Transfers & Microoperations
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Circuit Design Techniques for Low Power DSPs
Frank Sill Torres1,2, Pedro A. Silva3, Geraldo Fontes3, José A. M
KS4 Electricity – Electronic systems
DIGITAL ELECTRONICS B.SC FY
EE115C – Winter 2009 Digital Electronic Circuits
1DFKI GmbH (Germany), 2University of Bremen (Germany)
Sajib Kumar Mitra, Lafifa Jamal and Hafiz Md. Hasan Babu*
Presentation transcript:

Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida, Tampa

IEEE-Nano2006 Table of Contents  Purpose of this work Purpose of this work  Overview of Quantum-Dot Cellular Automata Overview of Quantum-Dot Cellular Automata  Overview of Bayesian Modeling Overview of Bayesian Modeling  Layout Level Bayesian Modeling Layout Level Bayesian Modeling  Bayesian Macro modeling Bayesian Macro modeling  Thermal Studies with Macro models Thermal Studies with Macro models  Circuit Level Modeling Circuit Level Modeling  Experimental Results Experimental Results  Conclusion Conclusion

IEEE-Nano2006 Purpose of this work Fast Bayesian Computing Model. Abstracts the behavior of circuit components in QCA design using Probabilistic Macromodeling. Quick Estimation and Comparison of Quantum Mechanical Quantities in QCA architecture at Layout level and Circuit level. Directly models the quantum mechanical steady state probabilities at a hierarchical level. Can be used to identify weak spots in the design in the early design process, at the circuit level itself.

IEEE-Nano2006 Prior Work  S. Henderson, E. Johnson, J Janulis, and P. Tougaw, “incorporating standard cmos design process methodologies into the QCA logic design process”, IEEE Transactions on Nanotechnology, vol.3, pp. 2-9, March 2004.

IEEE-Nano2006 Quick Overview - Quantum-Dot Cellular Automata  In a QCA cell two electrons occupy diagonally opposite dots in the cell due to mutual repulsion of like charges.  A QCA cell can be in any one of the two possible states depending on the polarization of charges in the cell. P = +1 P = - 1

IEEE-Nano2006 Quick Overview - Quantum-Dot Cellular Automata  Electrostatic Interaction between charges in two QCA Cells is given as: P = +1 P = - 1 E kink = E opp. polarization – E same polarization  This interaction is determines the kink energy between two cells.  Kink energy is the is the Energy cost of two neighboring cells having opposite polarization. P = +1

IEEE-Nano2006 Quick Overview - Bayesian Modeling  Bayesian Network is a DAG in which:  Nodes: Random variables  Links: Causal dependencies amongst random variables. General representation: Minimal factored Joint Probability Distribution function: Joint Probability Distribution function: (a) QCA Majority Gate  Each Node has a Conditional Probability Table (CPT) that quantifies the effect of parents on that node. (b) Bayesian model

IEEE-Nano2006 Quick Overview - Bayesian Modeling  The steady state polarization of a QCA cell is obtained from the Hamiltonian matrix using Hartree approximation and is given by: E k is the kink energy. γ is the tunneling energy. f i is the geometric distance factor. is the weighted sum of neighborhood polarizations. ρ ss is the steady state polarization.  The probabilities of observing the system in each of the two states is given as:

IEEE-Nano2006 Layout Level Bayesian Model of Cell Arrangements  We then determine the parent and child nodes of each QCA cell.  Each QCA cell is represented as a random variable (node) taking on two possible values.  Conditional Probabilities for each cell (node) is then given by: where: and also known as Rabbi frequency.

IEEE-Nano2006 Bayesian Macro modeling  A macromodel is a functional block containing a small number of cells.  The macromodels of different circuit elements are the conditional probability of output cells given the values of the input cells.  It can be obtained by marginalizing the joint probability distribution of those cells over all the remaining cells in a layout.  For example if a macromodel block contains three cells (x i,x j and x k ) out of n cells in a layout, then its joint probability is obtained by: is the joint probability distribution over all n cells in a layout where:  To compute the marginal probabilities for each macromodel, we first transform the DAG into a junction tree of cliques and then the marginal probabilities are calculated using local message passing between cliques.

IEEE-Nano2006 Bayesian Macro modeling Figure: Validation of the Bayesian network modeling of QCA circuits with Hartree­Fock approximation based coherence vector­based quantum mechanical simulation of same circuit. Probabilities of correct output are compared for basic circuit elements. SymbolMacromodel MAJSimple Majority CMClocked Majority INVInverter LINELine ICInverter Chain COCorner ETEven Tap OTOdd Tap CBCrossbar ANDAnd Gate OROr Gate Table 1: Abbreviations for Macromodel blocks used in the circuit design of Adder-1 and Adder-2.

IEEE-Nano2006 Thermal Studies with Macromodels MacromodelQCA LayoutBayesian Model Block Diagram Thermal Behavior (a) Majority Gate 1 clock zone 3 inputs 1 output (a) Clocked Majority Gate 2 clock zones 3 inputs 1 output (a) Inverter 1 clock zone 1 input 1 output

IEEE-Nano2006 Thermal Studies with Macromodels  As the Temperature increases, the polarization probability at the output node decreases.  Thermal behavior is also dependent on the input vector set.  A clocked majority gate consists of two clocking zones as it has been seen that circuit reliability increases when majority gates are clocked separately from the outputs.  This is done in order to synchronize the input signals reaching the majority gate irrespective of the path length they have traversed.  Larger number of cells in clocked majority lead to overall increased uncertainty that accounts for a larger drop in polarization at the output node at higher temperature.

IEEE-Nano2006 Thermal Studies with Macromodels MacromodelQCA LayoutBayesian Model Block Diagram Thermal Behavior (a) Majority Gate 1 clock zone 3 inputs 1 output (a) Clocked Majority Gate 2 clock zones 3 inputs 1 output (a) Inverter 1 clock zone 1 input 1 output

IEEE-Nano2006 Circuit Level Modeling – A NAND Gate Example AND INVLINE A B Out A B  The QCA layout of a NAND gate consists of a Majority gate with one fixed cell, an Inverter and a Line and in three clock zones.  The Macromodel circuit of a NAND gate is modeled using the macromodel blocks of an AND gate, an Inverter and a Line.  A Bayesian network of the macromodel circuit is then formed. A B Out  A QCA layout Bayesian model is also developed.  The two models are then studied and a compared for output node polarization at different temperatures. Out

IEEE-Nano2006 Circuit Level Modeling – Full Adder-2 QCA layout of Adder-2 Bayesian network for of Adder-2 layout

IEEE-Nano2006 Circuit Level Modeling – Full Adder-2 Macromodel block design of Adder-2 Bayesian model for macromodel circuit design of Adder-2

IEEE-Nano2006 Circuit Level Modeling – Full Adder-2 Probability of correct output for sum and carry of Adder­2 based on the layout­level Bayesian net model and the circuit level macromodel, at different temperatures, for different inputs (a) (0,0,0) (b) (0,0,1) (c) (0,1,0) (d) (0,1,1). (a) (d)(c) (b)

IEEE-Nano2006 Circuit Level Modeling – 2x2 Multiplier Macromodel block design of 2x2 Multiplier QCA layout of 2x2 Multiplier

IEEE-Nano2006 Circuit Level Modeling – 2x2 Multiplier Bayesian model for macromodel circuit design of 2x2 Multiplier

IEEE-Nano2006 Circuit Level Modeling – 2x2 Multiplier Probability of correct output at the four output nodes of 2x2 Multiplier circuit based on the layout-level Bayesian net model and the circuit level macromodel, at different temperatures, for different inputs (a)(1,0),(0,1) (b) (1,0),(1,1) (c) (1,1),(0,1) (d) (1,1),(1,1).

IEEE-Nano2006 Experimental Results Table 3: Comparison between simulation timing of a Full Adder circuits and 2x2 Multiplier circuit in QCADesigner(QD) and Genie Bayesian Network(BN) Tool for Full Layout and Macromodel Layout.

IEEE-Nano2006 Experimental Results – Error Modes We compute the near-ground state configurations that results in error in the output carry bit C out of a QCA full using both the layout and circuit level models. We show the case for input vector set (1,0,0). The other input vector sets have similar results. We use red marker to point to the components that are weak (high error probabilities) in both the layout and circuit level. If a node (a macromodel block) in macromodel circuit layout is highly error prone for a given input set, then some or all the QCA cells forming that macromodel block are highly prone to error. This indicates that weak spot in the design can be identified early in the design process, at the circuit level itself.

IEEE-Nano2006 Conclusion  We proposed an efficient Bayesian Network based probabilistic macro modeling strategy for QCA circuit.  This model can estimate cell polarizations, ground state probability, and lowest- energy error state probability, without the need for computationally expensive quantum-mechanical computations.  We showed that the polarization estimates at layout and circuit levels are in good agreement.  We illustrated a full adder design and a 2-bit multiplier design.  We showed that the weak spots at the layout level can be effectively identified at the circuit level using this model.  One possible future direction of this work involves the extension of the BN model to handle sequential logic.

IEEE-Nano2006 Thank You