LOGO Ultralow-Power Design in Near-Threshold Region Prof. : M. Shams Name: Yiqi Chang Student #:6624968.

Slides:

Advertisements

Similar presentations

Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.

Advertisements

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

EE/MAtE1671 Process Variability EE/MatE 167 David Wahlgren Parent.

Subthreshold Logic Energy Minimization with Application- Driven Performance EE241 Final Project Will Biederman Dan Yeager.

9/08/05ELEC / Lecture 51 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

University of Michigan Advanced Computer Architecture Lab. March 21, Key PED Challenges David Blaauw University of Michigan

Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.

CMOS Technology Characterization for Analog and RF Design Author : Behzad Razavi Presenter : Kyungjin Yoo.

Digital Integrated Circuits A Design Perspective

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )

1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.

Low-voltage techniques Mohammad Sharifkhani. Reading Text Book I, Chapter 4 Text Book II, Section 11.7.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

The CMOS Inverter Slides adapted from:

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

“ Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits ” By Ronald G. Dreslinski, Michael Wieckowski, David Blaauw,

Low-Power CMOS Logic Circuit Topic Review 1 Part I: Overview (Shaw) Part II: (Vincent) Low-Power Design Through Voltage Scaling Estimation and Optimization.

17 Sep 2002Embedded Seminar2 Outline The Big Picture Who’s got the Power? What’s in the bag of tricks?

Challenges & Opportunities of NanoElectronics Presented By M.Sathish Reddy B.Tech 1 st year.

Power Reduction for FPGA using Multiple Vdd/Vth

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

Ashley Brinker Karen Joseph Mehdi Kabir ECE 6332 – VLSI Fall 2010.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Derivation of transistor characteristics.

Sub-threshold Design of Ultra Low Power CMOS Circuits Students: Dmitry Vaysman Alexander Gertsman Supervisors: Prof. Natan Kopeika Prof. Orly Yadid-Pecht.

Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

הפקולטה למדעי ההנדסה Faculty of Engineering Sciences.

XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.

Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,

Leakage reduction techniques Three major leakage current components 1. Gate leakage ; ~ Vdd 4 2. Subthreshold ; ~ Vdd 3 3. P/N junction.

Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Basics of Energy & Power Dissipation

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Bi-CMOS Prakash B.

Sp09 CMPEN 411 L14 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 14: Designing for Low Power [Adapted from Rabaey’s Digital Integrated Circuits,

Patricia Gonzalez Divya Akella VLSI Class Project.

EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang

A Class presentation for VLSI course by : Maryam Homayouni

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

Joshua L. Garrett Digital Circuits Design GroupUniversity of California, Berkeley Compact DSM MOS Modeling for Energy/Delay Estimation Joshua Garrett,

PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.

Power-Optimal Pipelining in Deep Submicron Technology

YASHWANT SINGH, D. BOOLCHANDANI

AIDA design review 31 July 2008 Davide Braga Steve Thomas

Chapter 3 Fabrication, Layout, and Simulation.

MOS TRANSISTOR (Remind the basics, emphasize the velocity saturation effects and parasitics) Structure of a NMOS transistor.

Alireza Shafaei, Shuang Chen, Yanzhi Wang, and Massoud Pedram

VLSI Design MOSFET Scaling and CMOS Latch Up

Downsizing Semiconductor Device (MOSFET)

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

Low Power and High Speed Multi Threshold Voltage Interface Circuits

Challenges in Nanoelectronics: Process Variability

Notes on Diodes 1. Diode saturation current:

Downsizing Semiconductor Device (MOSFET)

ELEC 6970: Low Power Design Class Project By: Sachin Dhingra

Circuit Design Techniques for Low Power DSPs

Last Lecture – MOS Transistor Review (Chap. #3)

Implementing Low-Power CRC-Half for RFID Circuits

Leakage Power Reduction Techniques

Lecture #16 OUTLINE MOSFET ID vs. VGS characteristic

Presentation transcript:

LOGO Ultralow-Power Design in Near-Threshold Region Prof. : M. Shams Name: Yiqi Chang Student #:

LOGO Outline Introduction 1 Device and Circuit model 2 Sensitivity Analysis 3 Energy-Delay Optimization 4 Sense-Amplifier-Based PTL (SAPTL) 5 Architectural Optimization 6 Conclusion 7

LOGO Introduction Question: Why we need ultralow power? What is near-threshold region?

LOGO Introduction Past five years minimum- energy point (MEP) Traditional minimum-delay operational point (MDP) Optimization logic circuit

LOGO Introduction Fig. 1. pareto-optimal design curve Energy-delay trade-off in combinational logic.

LOGO Introduction Use minimum-energy point Voltage-based optimization Various architectural techniques Ultralow power design Method to get ultralow power

LOGO Device and Circuit model Current model: Current of starting point (VGS =VT) : n: subthreshold slope, μ: mobility, Cox: oxide capacitance, and thermal voltage ϕ t =kT/q Current in the vicinity of VT: IC: inversion coefficient, and k fit is model-fitting parameter

LOGO Device and Circuit model inversion coefficient: the degree of inversion of the transistor sub-V T (IC 1)

LOGO Device and Circuit model Fig. 2 Inversion coefficient for HV T and LV T devices for a 65 nm technology.

LOGO Device and Circuit model Delay Model:

LOGO Device and Circuit model Energy Model:

LOGO Sensitivity Analysis gate sizing supply voltage threshold voltage energy-delay trade-offs

LOGO Sensitivity Analysis Sensitivity: a parameter x represents a percent reduction in energy for a percent increase in delay

LOGO Sensitivity Analysis

LOGO Sensitivity Analysis Formulas of S:

LOGO Sensitivity Analysis Good news for MEP region Easier to do than to adjust gate sizing. Not require any layout changes Could be done after chip fabrication

LOGO Energy-Delay Optimization 3 parameters for optimization: Supply Sizing V T (selected from the available discrete values)

LOGO Energy-Delay Optimization

LOGO Energy-Delay Optimization

LOGO Energy-Delay Optimization Make V T is variable for different regions of energy-delay cure

LOGO Sense-Amplifier-Based PTL (SAPTL) How to make V T various?

LOGO Sense-Amplifier-Based PTL (SAPTL) PTL no path from VDD to gnd

LOGO Sense-Amplifier-Based PTL (SAPTL) D active : sum of the sense amplifier and driver delays D stack : the stack delay

LOGO Sense-Amplifier-Based PTL (SAPTL)

LOGO Architectural Optimization Some architectural can be used to get optimization Time-multiplexing technique

LOGO Architectural Optimization Pipelining for feedback time-multiplexed logic

LOGO Conclusion 1.MEP: expensive of performance. 2.MDP: expensive of energy. 3.Energy 20%↑ → 10-times in performance↑ 4.PTL outperforms standard CMOS in the near- threshold region(achieving lower energy). 5.The use of time-multiplexing: both lower area and energy without performance penalty (reduced leakage that comes with a lower area).

LOGO